


Model Name: T550HVN02.1

Issue Date: 2013/02/06

(*)Preliminary Specifications
(...)Final Specifications

Customer Signature	Date	AUO	Date
Approved By		Approval By PM Director CP Wang	
Note		Reviewed By RD Director Eugene CC Chen	
		Reviewed By Project Leader Angus Liu	
		Prepared By PM Smart Yang	

CONTENTS

1. GENERAL DESCRIPTION	4
2. ABSOLUTE MAXIMUM RATINGS	5
3. ELECTRICAL SPECIFICATION	6
3.1 ELECTRICAL CHARACTERISTICS	6
3.1.1 DC Characteristics	6
3.1.2 AC Characteristics	7
3.1.3 DRIVER CHARACTERISTICS	7
3.2 INTERFACE CONNECTIONS	11
3.2.1 T-CON BOARD PIN MAP	11
3.2.2 LVDS Option	14
3.3 SIGNAL TIMING SPECIFICATION	15
3.4 SIGNAL TIMING WAVEFORMS	16
3.5 COLOR INPUT DATA REFERENCE	17
3.6 POWER SEQUENCE FOR LCD	18
3.7 VCOM ADJUST SOP	19
3.7.1 VCOM I2C Tuning Step	19
3.7.2 Flicker Pattern	19
3.7.3 WP (Write Protect) Disable	19
3.7.4 Adjust SOP	20
3.7.5 Interval of Step to Step	20
4. OPTICAL SPECIFICATION	21
5. MECHANICAL CHARACTERISTICS	25
6. PACKING	26
7. PRECAUTIONS	29
7.1 MOUNTING PRECAUTIONS	29
7.2 OPERATING PRECAUTIONS	29
7.3 ELECTROSTATIC DISCHARGE CONTROL	29
7.4 PRECAUTIONS FOR STRONG LIGHT EXPOSURE	30
7.5 STORAGE	30
7.6 HANDLING PRECAUTIONS FOR PROTECTION FILM OF POLARIZER	30

RECORD OF REVISION

Version	Date	Page	Description
0.0	2013/02/06		First release

1. General Description

This specification applies to the 54.6 inch Color TFT-LCD SKD model T550HVN02.1. This Open Cell Unit has a TFT active matrix type liquid crystal panel 1,920x1,080 pixels, and diagonal size of 54.6 inch. This Open Cell Unit supports 1,920x1,080 mode. Each pixel is divided into Red, Green and Blue sub-pixels or dots which are arranged in vertical stripes. Gray scale or the brightness of the sub-pixel color is determined with an 10-bit gray scale signal for each dot.

* General Information

Items	Specification	Unit	Note
Active Screen Size	54.6	inch	
Display Area	1209.6(H) x 680.4(V)	mm	
Outline Dimension	1231.5(H) x 701.49(V) x 1.4(D)	mm	D: cell thickness
Driver Element	a-Si TFT active matrix		
Bezel Opening	1217.6 (H) X 688.4 (V)	mm	Recommend
Display Colors	1073.7M, 10bit (8bit+FRC)	Colors	
Number of Pixels	1,920x1,080	Pixel	
Pixel Pitch	0.63 (H) x 0.21(W)	mm	
Pixel Arrangement	RGB vertical stripe		
Display Operation Mode	Normally Black		
Surface Treatment	Glare, 3H		
Weight	Typ. 3200	g	
Rotate Function	Achievable		Note 1
Display Orientation	Signal input with "ABC"		Note 2


Note 1: Rotate Function refers to LCD display could be able to rotate.

Note 2: LCD display as below illustrated when signal input with "ABC".

Rear side



Front side



2. Absolute Maximum Ratings

The followings are maximum values which, if exceeded, may cause faulty operation or damage to the unit

Item	Symbol	Min	Max	Unit	Conditions
Logic/LCD Drive Voltage	V _{DD}	-0.3	14	[Volt] _{DC}	Note 1
Input Voltage of Signal	V _{in}	-0.3	4	[Volt] _{DC}	Note 1
Operating Temperature	TOP	0	+50	[°C]	Note 2
Operating Humidity	HOP	10	90	[%RH]	Note 2
Storage Temperature	TST	-20	+60	[°C]	Note 2
Storage Humidity	HST	10	90	[%RH]	Note 2
Panel Surface Temperature	PST		65	[°C]	Note 3
Electro Static Voltage	ESD		±2	[KV]	Note 4


Note 1: Duration:50 msec.

Note 2 : Maximum Wet-Bulb should be 39°C and No condensation.

The relative humidity must not exceed 90% non-condensing at temperatures of 40°C or less. At temperatures greater than 40°C, the wet bulb temperature must not exceed 39°C.

Note 3: Surface temperature is measured at 50°C Dry condition

Note 4: ESD protection procedure must be applied during production process; especially polarizer protection films remove process. Please directly contact AUO if module process advice is required.



3. Electrical Specification

The T550HVN02.1 Open Cell Unit requires power input which is employed to power the LCD electronics and to drive the TFT array and liquid crystal.

3.1 Electrical Characteristics

3.1.1 DC Characteristics

Parameter	Symbol	Value			Unit	Note	
		Min.	Typ.	Max			
LCD							
Power Supply Input Voltage	V _{DD}	10.8	12	13.2	V _{DC}		
Power Supply Input Current	I _{DD}	--	0.45	1.68	A	1	
Power Consumption	P _C	--	5.4	22.176	Watt	1	
Inrush Current	I _{RUSH}	--	--	4	A	2	
Permissible Ripple of Power Supply Input Voltage	V _{RP}	--	--	V _{DD} * 5%	mV _{pk-pk}	3	
LVDS Interface	Input Differential Voltage	V _{ID}	200	400	600	mV _{DC}	4
	Differential Input High Threshold Voltage	V _{TH}	+100	--	+300	mV _{DC}	4
	Differential Input Low Threshold Voltage	V _{TL}	-300	--	-100	mV _{DC}	4
	Input Common Mode Voltage	V _{ICM}	1.1	1.25	1.4	V _{DC}	4
CMOS Interface	Input High Threshold Voltage	V _{IH} (High)	2.7	--	3.3	V _{DC}	5
	Input Low Threshold Voltage	V _{IL} (Low)	0	--	0.6	V _{DC}	5

3.1.2 AC Characteristics

Parameter		Symbol	Value			Unit	Note
			Min.	Typ.	Max		
LVDS Interface	Input Channel Pair Skew Margin (only for TCON: 12403U1, 12405)	$t_{SKW} (CP)$	-500	--	+500	ps	6
	Receiver Clock : Spread Spectrum Modulation range	F_{clk_ss}	F_{clk} -3%	--	F_{clk} +3%	MHz	7
	Receiver Clock : Spread Spectrum Modulation frequency	F_{ss}	30	--	200	KHz	7
	Receiver Data Input Margin $F_{clk} = 85$ MHz $F_{clk} = 65$ MHz	t_{RMG}	-0.4 -0.5	--	0.4 0.5	ns	8
I2C Interface	SCL clock frequency	F_{SCL}	0	--	400	KHZ	
	I2C clock high level	T_{SCHi}	0.6	--	--	us	
	I2C clock low level	T_{SCLo}	1.2	--	--	us	
	I2C data setup time	T_{SDS}	100	--	--	ns	
	I2C data hold time	T_{SDH}	0	--	900	ns	
	SDA and SCL rise time	T_R	--	--	1000	ns	
	SDA and SCL fall time	T_F	--	--	300	ns	

3.1.3 DRIVER CHARACTERISTICS

Item	Symbol	Min	Max	Unit	condition
Driver Surface Temperature	DST		100	[°C]	Note


Note : Any point on the driver surface must be less than 100°C under any conditions.

Note :

1. Test Condition:

- (1) $V_{DD} = 12.0V$
- (2) $F_v = 120Hz$
- (3) $F_{Clk} = \text{Max freq.}$
- (4) Temperature = 25°C
- (5) Typ. Input current : White Pattern
Max. Input current: Heavy loading pattern defined by AUO


2. Measurement condition : Rising time = 400us



3. Test Condition:


- (1) The measure point of V_{RP} is in LCM side after connecting the System Board and LCM.
- (2) Under Max. Input current spec. condition.

4. $V_{ICM} = 1.25V$




5. The measure points of V_{IH} and V_{IL} are in LCM side after connecting the System Board and LCM.

6. Input Channel Pair Skew Margin.




Note: $x = 0, 1, 2, 3, 4$

7. LVDS Receiver Clock SSCG (Spread spectrum clock generator) is defined as below figures.



8. Receiver Data Input Margin

Parameter	Symbol	Rating			Unit	Note
		Min	Type	Max		
Input Clock Frequency	Fclk	Fclk (min)	--	Fclk (max)	MHz	$T=1/F_{clk}$
Input Data Position0	tRIP1	- tRMG	0	tRMG	ns	
Input Data Position1	tRIP0	T/7- tRMG	T/7	T/7+ tRMG	ns	
Input Data Position2	tRIP6	2T/7- tRMG	2T/7	2T/7+ tRMG	ns	
Input Data Position3	tRIP5	3T/7- tRMG	3T/7	3T/7+ tRMG	ns	
Input Data Position4	tRIP4	4T/7- tRMG	4T/7	4T/7+ tRMG	ns	
Input Data Position5	tRIP3	5T/7- tRMG	5T/7	5T/7+ tRMG	ns	
Input Data Position6	tRIP2	6T/7- tRMG	6T/7	6T/7+ tRMG	ns	



3.2 Interface Connections

3.2.1 T-con Board Pin Map

- LCD connector: 187059-51221-1 (P-TWO, LVDS connector)
187060-41221-1 (P-TWO, LVDS connector)

PIN	Symbol	Description	PIN	Symbol	Description
1	N.C.	No connection	21	CH3_3+	LVDS Channel 3, Signal 3+
2	N.C.	No connection	22	CH3_4-	LVDS Channel 3, Signal 4-
3	N.C.	No connection	23	CH3_4+	LVDS Channel 3, Signal 4+
4	N.C.	No connection	24	GND	Ground
5	N.C.	No connection	25	GND	Ground
6	N.C.	No connection	26	CH4_0-	LVDS Channel 4, Signal 0-
7	N.C.	AUO Internal Use Only	27	CH4_0+	LVDS Channel 4, Signal 0+
8	N.C.	No connection	28	CH4_1-	LVDS Channel 4, Signal 1-
9	GND	Ground	29	CH4_1+	LVDS Channel 4, Signal 1+
10	CH3_0-	LVDS Channel 3, Signal 0-	30	CH4_2-	LVDS Channel 4, Signal 2-
11	CH3_0+	LVDS Channel 3, Signal 0+	31	CH4_2+	LVDS Channel 4, Signal 2+
12	CH3_1-	LVDS Channel 3, Signal 1-	32	GND	Ground
13	CH3_1+	LVDS Channel 3, Signal 1+	33	CH4_CLK-	LVDS Channel 4, Clock -
14	CH3_2-	LVDS Channel 3, Signal 2-	34	CH4_CLK+	LVDS Channel 4, Clock +
15	CH3_2+	LVDS Channel 3, Signal 2+	35	GND	Ground
16	GND	Ground	36	CH4_3-	LVDS Channel 4, Signal 3-
17	CH3_CLK-	LVDS Channel 3, Clock -	37	CH4_3+	LVDS Channel 4, Signal 3+
18	CH3_CLK+	LVDS Channel 3, Clock +	38	CH4_4-	LVDS Channel 4, Signal 4-
19	GND	Ground	39	CH4_4+	LVDS Channel 4, Signal 4+
20	CH3_3-	LVDS Channel 3, Signal 3-	40	GND	Ground
			41	GND	Ground





Note: N.C. : please leave this pin unoccupied. It can not be connected by any signal (Low/GND/High).

PIN	Symbol	Description	PIN	Symbol	Description
1	N.C.	AUO Internal Use Only	26	N.C.	AUO Internal Use Only
2	SCL	EEPROM Serial Clock	27	N.C.	AUO Internal Use Only
3	WP	EEPROM Write Protection High(3.3V) for Writable Low(GND) for Protection	28	CH2_0-	LVDS Channel 2, Signal 0-
4	SDA	EEPROM Serial Data	29	CH2_0+	LVDS Channel 2, Signal 0+
5	N.C.	AUO Internal Use Only	30	CH2_1-	LVDS Channel 2, Signal 1-
6	ROTATE	Panel Rotation Display Control High(3.3V) : Rotate Enable Open/Low(GND) : Rotate Disable	31	CH2_1+	LVDS Channel 2, Signal 1+
7	LVDS_SEL	Open/High(3.3V) for NS, Low(GND) for JEIDA	32	CH2_2-	LVDS Channel 2, Signal 2-
8	N.C.	No connection	33	CH2_2+	LVDS Channel 2, Signal 2+
9	N.C.	AUO Internal Use Only	34	GND	Ground
10	N.C.	AUO Internal Use Only	35	CH2_CLK-	LVDS Channel 2, Clock -
11	GND	Ground	36	CH2_CLK+	LVDS Channel 2, Clock +
12	CH1_0-	LVDS Channel 1, Signal 0-	37	GND	Ground
13	CH1_0+	LVDS Channel 1, Signal 0+	38	CH2_3-	LVDS Channel 2, Signal 3-
14	CH1_1-	LVDS Channel 1, Signal 1-	39	CH2_3+	LVDS Channel 2, Signal 3+
15	CH1_1+	LVDS Channel 1, Signal 1+	40	CH2_4-	LVDS Channel 2, Signal 4-
16	CH1_2-	LVDS Channel 1, Signal 2-	41	CH2_4+	LVDS Channel 2, Signal 4+
17	CH1_2+	LVDS Channel 1, Signal 2+	42	N.C.	AUO Internal Use Only
18	GND	Ground	43	N.C.	AUO Internal Use Only
19	CH1_CLK-	LVDS Channel 1, Clock -	44	GND	Ground
20	CH1_CLK+	LVDS Channel 1, Clock +	45	GND	Ground
21	GND	Ground	46	GND	Ground
22	CH1_3-	LVDS Channel 1, Signal 3-	47	N.C.	No connection
23	CH1_3+	LVDS Channel 1, Signal 3+	48	V _{DD}	Power Supply, +12V DC Regulated
24	CH1_4-	LVDS Channel 1, Signal 4-	49	V _{DD}	Power Supply, +12V DC Regulated
25	CH1_4+	LVDS Channel 1, Signal 4+	50	V _{DD}	Power Supply, +12V DC Regulated
			51	V _{DD}	Power Supply, +12V DC Regulated

Note: N.C. : please leave this pin unoccupied. It can not be connected by any signal (Low/GND/High).


Note: Open / High(3.3V) / Low(GND)/ WP / SDA / SCL described as below

LVDS connector control and I2C pin description

<p>Note * : Open/High(3.3V)</p> 	<p>Note ** : Open/Low(GND)</p> 
<p>Note **** : SCL/SDA</p> 	<p>Note ***** : WP</p> 


3.2.2 LVDS Option

LVDS Option = High/Open→NS



Note: $x = 1, 2, 3, 4\dots$

LVDS Option = Low→JEIDA



Note: $x = 1, 2, 3, 4\dots$

3.3 Signal Timing Specification

This is the signal timing required at the input of the user connector. All of the interface signal timing should be satisfied with the following specifications for its proper operation.

Timing Table (DE only Mode)

Signal	Item	Symbol	Min.	Typ.	Max	Unit
Vertical Section	Period	Tv	1096	1130	1392	Th
	Active	Tdisp (v)	1080			
	Blanking	Tblk (v)	16	50	312	Th
Horizontal Section	Period	Th	520	570	580	Tclk
	Active	Tdisp (h)	480			
	Blanking	Tblk (h)	40	90	100	Tclk
Clock	Frequency	Fclk=1/Tclk	64.8	77.29	80.74	MHz
Vertical Frequency	Frequency	Fv	94	120	122	Hz
Horizontal Frequency	Frequency	Fh	120	135.6	139.2	KHz

Notes:

(1) Display position is specific by the rise of DE signal only.


Horizontal display position is specified by the rising edge of 1st DCLK after the rise of 1st DE, is displayed on the left edge of the screen.

(2) Vertical display position is specified by the rise of DE after a "Low" level period equivalent to eight times of horizontal period. The 1st data corresponding to one horizontal line after the rise of 1st DE is displayed at the top line of screen.


(3) If a period of DE "High" is less than 1920 DCLK or less than 1080 lines, the rest of the screen displays black.

(4) The display position does not fit to the screen if a period of DE "High" and the effective data period do not synchronize with each other.

3.4 Signal Timing Waveforms



3.6 Power Sequence for LCD



Parameter	Values			Unit
	Min.	Type.	Max.	
t_1	0.4	---	30	ms
t_2	0.1	---	50	ms
t_3	450	---	---	ms
t_4	^{*1} 0	---	---	ms
t_5	0	---	---	ms
t_6	---	---	^{*2} ---	ms
t_7	500	---	---	ms
t_8	10	---	50	ms
t_9	0	---	---	ms

Note:


(1) $t_4=0$: concern for residual pattern before BLU turn off.

(2) t_6 : voltage of VDD must decay smoothly after power-off. (Customer system decide this value)


3.7 VCOM Adjust SOP

If you need below pattern or more detail information, please directly contact AUO for engineer service.

3.7.1 VCOM I2C Tuning Step



3.7.2 Flicker Pattern



3.7.3 WP (Write Protect) Disable

Disable	Enable	Default (NC)
L	H	H

3.7.4 Adjust SOP

Step1 Reset

* Device Address is 0x74 (7Bits)

S	Slave Address	W	A	Index Address 0	A	Control Byte	A	P
	1 1 1 0 1 0 0	0		0 0 0 0 0 0 0		0 0 0 1 0 0 1 0		
	Device Address + W	0xE8		Control Address	0x00	0x12	Reset + OUT_EN	

Step2 Read VCOM

* Data = 7Bits

S	Slave Address	W	A	Index Address 1	A	S	Slave Address	R	A	DATA	NA	P
	1 1 1 0 1 0 0	0		0 0 0 0 0 0 0 1			1 1 1 0 1 0 0	1		X X X X X X X	X	
	Device Address + W	0xE8		VCOM Address	0x01		Device Address + R	0xE9		Data		

Step3 Adjust VCOM

* DVCOM = 8Bits

S	Slave Address	W	A	Index Address 1	A	DVCOM	A	P
	1 1 1 0 1 0 0	0		0 0 0 0 0 0 0 1		0000000X~1111111X		
	Device Address + W	0xE8		VCOM Address	0x01	0x00~0xFF		VCOM value

Step4 Write VCOM

S	Slave Address	W	A	Index Address 0	A	Control Byte	A	P
	1 1 1 0 1 0 0	0		0 0 0 0 0 0 0 0		0 0 0 0 1 0 1 0		
	Device Address + W	0xE8		Control Address	0x00	0x10	Write DAC to NVM+ OUT_EN	


Step5 Reset

* Device Address is 0x74 (7Bits)

S	Slave Address	W	A	Index Address 0	A	Control Byte	A	P
	1 1 1 0 1 0 0	0		0 0 0 0 0 0 0 0		0 0 0 1 0 0 1 0		
	Device Address + W	0xE8		Control Address	0x00	0x12	Reset + OUT_EN	

3.7.5 Interval of Step to Step


Step to step interval must follow below figure



4. Optical Specification

Optical characteristics are determined after the open cell unit and light source has been 'ON' and stable for approximately 45 minutes in a dark environment at 25°C. The values specified are at an approximate distance 50cm from the LCD surface at a viewing angle of ϕ and θ equal to 0°.

Fig.1 presents additional information concerning the measurement equipment and method.




Parameter	Symbol	Condition	Values			Unit	Notes
			Min.	Typ.	Max		
Contrast Ratio	CR	With AUO Module	3000	4000	--		1, 2
White Variation	$\delta_{WHITE(9P)}$		--	--	1.33		1, 3
Response Time (G to G)	T _Y		--	6.5	--	ms	4
Center Transmittance	T%			6.5		%	1, 7
Color Chromaticity		With CS-1000T Standard light source "C"					5
Red	R _X			0.659			
	R _Y			0.325			
Green	G _X			0.306			
	G _Y			0.592			
Blue	B _X		Typ.-0.03	0.138	Typ.+0.03		
	B _Y			0.105			
White	W _X			0.317			
	W _Y			0.365			
Viewing Angle		With AUO Module					1, 6
x axis, right($\phi=0^\circ$)	θ_r		--	89	--	degree	
x axis, left($\phi=180^\circ$)	θ_l		--	89	--	degree	
y axis, up($\phi=90^\circ$)	θ_u		--	89	--	degree	
y axis, down ($\phi=270^\circ$)	θ_d		--	89	--	degree	

- Light source here is the BLU of AUO T550HVN02.1 module.
- Contrast Ratio (CR) is defined mathematically as:

$$\text{Contrast Ratio} = \frac{\text{Surface Luminance of } L_{on5}}{\text{Surface Luminance of } L_{off5}}$$

3. The white variation, δ_{WHITE} is defined as:

$$\delta_{WHITE(9P)} = \text{Maximum}(L_{on1}, L_{on2}, \dots, L_{on9}) / \text{Minimum}(L_{on1}, L_{on2}, \dots, L_{on9})$$




4. Response time T_y is the average time required for display transition by switching the input signal for five luminance ratio (0%, 25%, 50%, 75%, 100% brightness matrix) and is based on $F_v=120\text{Hz}$ to optimize.

Measured Response Time		Target				
		0%	25%	50%	75%	100%
Start	0%		0% to 25%	0% to 50%	0% to 75%	0% to 100%
	25%	25% to 0%		25% to 50%	25% to 75%	25% to 100%
	50%	50% to 0%	50% to 25%		50% to 75%	50% to 100%
	75%	75% to 0%	75% to 25%	75% to 50%		75% to 100%
	100%	100% to 0%	100% to 25%	100% to 50%	100% to 75%	

T_y is determined by 10% to 90% brightness difference of rising or falling period. (As illustrated)


The response time is defined as the following figure and shall be measured by switching the input signal for "any level of gray(bright)" and "any level of gray(dark)".

FIG.3 Response Time



5. Light source here is the standard light source "C" which is defined by CIE and driving voltages are based on suitable gamma voltages. The calculating method is as following :
 - A. Measure the "Module" and "BLU" optical spectrums (W, R, G, B).
 - B. Calculate cell spectrum from "Module" and "BLU" spectrums.
 - C. Calculate color chromaticity by using cell spectrum and the spectrum of standard light source "C".
6. Viewing angle is the angle at which the contrast ratio is greater than 10. The angles are determined for the horizontal or x axis and the vertical or y axis with respect to the z axis which is normal to the LCD surface. For more information see FIG4.

FIG.4 Viewing Angle




7. Definition of Transmittance (T%):

$$\text{Transmittance} = \frac{\text{Luminance of LCD module}}{\text{Luminance of backlight}} * 100\%$$

During transmittance measurement, the backlight of LCD module contains no brightness enhancement film. Two diffuser sheets which diffuse the light source uniformly are suggested to use for transmittance measurement.

5. Mechanical Characteristics



6. Packing


6.1 Definition of labels:

Open cell shipping label (35*7mm)




1. S/N Number
2. AUO internal use
3. Manufactured week
4. Model name

Carton Label:



6.2 Packing methods:




1Box for 12pcs cells & 13pcs spacers



12Pcs/Box,



EPP Top Cover




Pallet Dimension: 1420*1120*150 mm

8 Boxes/Pallet, after stack 8 boxes, then put EPP top cover on it.

6.3 Pallet and shipment information:

	Item	Specification			Packing Remark
		Qty.	Dimension	Weight (kg)	
1	Packing Box	12 pcs/box	1400(L)mm*990(W)mm*116(H)mm	39	
2	Pallet	1	1420(L)mm*1120(W)mm*150(H)mm	15	
3	Boxes per Pallet	8 boxes/Pallet (By Air) ; 8 Boxes/Pallet*Double Pallet (By Sea)			
4	Panels per Pallet	96 pcs/pallet(By Air) ; 96 pcs/Pallet*Double Pallet (By Sea)			
5	Pallet after packing	96(by Air)	1420(L)mm*1120(W)mm*1028(H)mm (by Air)	327 (by Air)	
		192(by Sea)	1420(L)mm*1120(W)mm*2056(H)mm (by Sea)	654 (by Sea)	40ft HQ



7. Precautions

Please pay attention to the followings when you use this TFT LCD Open Cell unit and strongly recommended to contact AUO if module process advice is required.

7.1 Mounting Precautions

- (1) You should consider the mounting structure so that uneven force (ex. Twisted stress) is not applied to the cell. And the frame on which a cell is mounted should have sufficient strength so that external force is not transmitted directly to the cell.
- (2) Please attach the surface transparent protective plate to the surface in order to protect the polarizer. Transparent protective plate should have sufficient strength in order to resist external force.
- (3) You should adopt radiation structure to satisfy the temperature specification.
- (3) Acetic acid type and chlorine type materials for the cover case are not desirable because the former generates corrosive gas of attacking the polarizer at high temperature and the latter causes circuit break by electro-chemical reaction.
- (4) Do not touch, push or rub the exposed polarizers with glass, tweezers or anything harder than HB pencil lead. And please do not rub with dust clothes with chemical treatment. Do not touch the surface of polarizer for bare hand or greasy cloth. (Some cosmetics are detrimental to the polarizer.)
- (5) When the surface becomes dusty, please wipe gently with absorbent cotton or other soft materials like chamois soaks with petroleum benzene. Normal-hexane is recommended for cleaning the adhesives used to attach front/ rear polarizers. Do not use acetone, toluene and alcohol because they cause chemical damage to the polarizer.
- (6) Wipe off saliva or water drops as soon as possible. Their long time contact with polarizer causes deformations and color fading.
- (7) Do not open the case because inside circuits do not have sufficient strength.

7.2 Operating Precautions

- (1) The open cell unit listed in the product specification sheets was designed and manufactured for TV application
- (2) The spike noise causes the mis-operation of circuits. It should be lower than following voltage:
 $V=\pm 200\text{mV}$ (Over and under shoot voltage)
- (3) Response time depends on the temperature. (In lower temperature, it becomes longer.)
- (4) Brightness/transmittance depends on the temperature. (In lower temperature, it becomes lower.) And in lower temperature, response time (required time that brightness is stable after turned on) becomes longer.
- (5) Be careful for condensation at sudden temperature change. Condensation makes damage to polarizer or electrical contacted parts. And after fading condensation, smear or spot will occur.
- (6) When fixed patterns are displayed for a long time, remnant image is likely to occur.
- (7) Module has high frequency circuits. Sufficient suppression to the electromagnetic interference shall be done by system manufacturers. Grounding and shielding methods may be important to minimize the interface.

7.3 Electrostatic Discharge Control

Since a open cell unit is composed of electronic circuits, it is not strong to electrostatic discharge. Make certain that treatment persons are connected to ground through wrist band etc. And don't touch interface pin directly.

7.4 Precautions for Strong Light Exposure

Strong light exposure causes degradation of polarizer and color filter.

7.5 Storage

When storing open cell units as spares for a long time, the following precautions are necessary.

- (1) Store them in a dark place. Do not expose the open cell unit to sunlight or fluorescent light. Keep the temperature between 5°C and 35°C at normal humidity.
- (2) The polarizer surface should not come in contact with any other object. It is recommended that they be stored in the container in which they were shipped.

7.6 Handling Precautions for Protection Film of Polarizer

The protection film of polarizer is still attached on the surface as you receive open cell units. When the protection film is peeled off, static electricity is easily generated on the polarizer surface. This should be peeled off slowly and carefully by people who are electrically grounded and with well ion-blown equipment or in such a condition, etc.