


DUAL 4-INPUT SCHMITT TRIGGER


DESCRIPTION

The T74LS13 contains two 4-Input NAND Gates that accept standard TTL input signals and provide standard TTL output levels. They are capable of transforming slowly changing input signals into sharply defined, jitter-free output signals. Additionally, they have a greater noise margin than conventional NAND gates.


Each circuit contains a Schmitt trigger followed by a Darlington level shifter and a phase splitter that drives a TTL totem-pole output. The Schmitt trigger uses positive feedback to effectively speed-up slow input transitions and provide different input threshold voltages for positive-going and negative-going input thresholds (typically 800 mV) is determined internally by resistor ratios and is essentially insensitive to temperature and supply voltage variations.



PIN CONNECTION (top view)



SCHEMATIC



LOGIC DIAGRAM AND TRUTH TABLE

	A	B	C	D	Y
	L	X	X	X	H
	X	L	X	X	H
	X	X	L	X	H
	X	X	X	L	H
	H	H	H	H	L

L = LOW Voltage Level
 H = HIGH Voltage Level
 X = Don't Care

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V_{cc}	Supply Voltage	- 0.5 to 7	V
V_i	Input Voltage, Applied to Input	- 0.5 to 15	V
V_o	Output Voltage, Applied to Output	- 0.6 to 5.5	V
I_i	Input Current, Into Inputs	- 30 to 5	mA
I_o	Output Current, Into Outputs	50	mA

Stresses in excess of those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions in excess of those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

GUARANTEED OPERATING RANGE

Part Numbers	Supply Voltage			Temperature
	Min.	Typ.	Max.	
T74LS13XX	4.75 V	5.0 V	5.25 V	0 °C to + 70 °C

XX = package type.

S G S-THOMSON 42E D 7929237 0033220 T SGT

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE

Symbol	Parameter	Limits			Test Condition (note 1)	Unit
		Min.	Typ. (*)	Max.		
V_{T+}	Positive-going Threshold Voltage	1.5	1.8	2.0	$V_{CC} = 5.0 \text{ V}$	V
V_{T-}	Negative-going Threshold Voltage	0.6	0.95	1.1	$V_{CC} = 5.0 \text{ V}$	V
$V_{T+} - V_{T-}$	Hysteresis	0.4	0.8		$V_{CC} = 5.0 \text{ V}$	V
V_{CD}	Input Clamp Diode Voltage		-0.65	-1.5	$V_{CC} = \text{MIN}$, $I_{IN} = -18 \text{ mA}$	V
V_{OH}	Output HIGH Voltage	2.7	3.4		$V_{CC} = \text{MIN}$, $I_{OH} = -400 \mu\text{A}$ $V_{IN} = 0.5 \text{ V}$	V
V_{OL}	Output LOW Voltage		0.25	0.4	$I_{OL} = 4.0 \text{ mA}$, $V_{CC} = \text{MIN}$	V
			0.35	0.5	$I_{OL} = 8.0 \text{ mA}$, $V_{IN} = 1.9 \text{ V}$	V
I_{T+}	Input Current at Positive-going Threshold		-0.14		$V_{CC} = 5.0 \text{ V}$, $V_{IN} = V_{T+}$	mA
I_{T-}	Input Current at Negative-going Threshold		-0.18		$V_{CC} = 5.0 \text{ V}$, $V_{IN} = V_{T-}$	mA
I_{IH}	Input HIGH Current		1.0	20 0.1	$V_{CC} = \text{MAX}$, $V_{IN} = 2.7 \text{ V}$ $V_{CC} = \text{MAX}$, $V_{IN} = 7.0 \text{ V}$	μA mA
I_{IL}	Input LOW Current			-0.4	$V_{CC} = \text{MAX}$, $V_{IN} = 0.4 \text{ V}$	mA
I_{OS}	Output Short Circuit Current (note 2)	-20		-100	$V_{CC} = \text{MAX}$, $V_{OUT} = 0 \text{ V}$	mA
I_{CCH}	Supply Current HIGH		3	6	$V_{CC} = \text{MAX}$, $V_{IN} = 0 \text{ V}$	mA
I_{CCL}	Supply Current LOW		4	7	$V_{CC} = \text{MAX}$, $V_{IN} = 4.5 \text{ V}$	mA

Notes : 1. For conditions shown as MIN or MAX, use the appropriate value specified under guaranteed operating ranges.

2. Not more than one output should be shorted at a time.

(*) Typical values are at $V_{CC} = 5.0 \text{ V}$, $T_A = 25^\circ\text{C}$.AC CHARACTERISTICS : $T_A = 25^\circ\text{C}$

Symbol	Parameter	Limits			Test Conditions	Unit
		Min.	Typ.	Max.		
t_{PLH}	Turn Off Delay, Input to Output		15	22	$V_{CC} = 5.0 \text{ V}$ $C_L = 15 \text{ pF}$	ns
t_{PHL}	Turn On Delay, Input to Output		18	27		ns


Figure 1: V_{IN} Versus V_{OUT} Transfer Function.

Figure 2: Threshold Voltage and Hysteresis Versus Power Supply Voltage.




Figure 3: Threshold Voltage and Hysteresis Versus Temperature.




Figure 4.

