


SERIAL-IN PARALLEL-OUT SHIFT REGISTER

- TYPICAL SHIFT FREQUENCY OF 35 MHz
- ASYNCHRONOUS MASTER RESET
- GATED SERIAL DATA INPUT
- FULLY SYNCHRONOUS DATA TRANSFERS
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS
- FULLY TTL AND CMOS COMPATIBLE

DESCRIPTION

The T74LS164 is a 8-Bit Serial-In Parallel-Out Shift Register. Serial data is entered through a 2-Input AND gate synchronous with LOW to HIGH transition of the clock. The device features an asynchronous Master Reset which clears the register setting all outputs LOW independent of the clock. It utilizes the Schottky diode clamped process to archive high speeds and is fully compatible with all TTL products.




ORDER CODES :

T74LS164 D1	T74LS164 C1
T74LS164 B1	T74LS164 M1


PIN NAMES

A, B	Data Input
CP	Clock (Active HIGH Going Edge) Input
MR	Master Reset (Active LOW) Input
Q ₀ -Q ₇	Outputs

PIN CONNECTION (top view)



LOGIC SYMBOL AND LOGIC DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{CC}	Supply Voltage	- 0.5 to 7	V
V _I	Input Voltage, Applied to Input	- 0.5 to 15	V
V _O	Output Voltage, Applied to Output	- 0.5 to 10	V
I _I	Input Current, Into Inputs	- 30 to 5	mA
I _O	Output Current, Into Outputs	50	mA

Stresses in excess of those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions in excess of those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

GUARANTEED OPERATING RANGE

Part Numbers	Supply Voltage			Temperature
	Min.	Typ.	Max.	
T74LS164XX	4.75 V	5.0 V	5.25 V	0 °C to + 70 °C

XX = package type.

FUNCTIONAL DESCRIPTION

The LS164 is an edge-triggered 8-bit shift register with serial data entry and an output from each of the eight stages. Data is entered serially through one of two inputs (A or B); either of these inputs can be used as an active HIGH Enable for data entry through the other input. An unused input must be tied HIGH, or both inputs connected together.

Each LOW to HIGH transition on the Clock (CP) input shifts data one place to the right and enters into Q0 the logical AND of the two inputs (A B) that existed before the rising clock edge.

A LOW level on the Master Reset (MR) input overrides all other inputs and clears the register asynchronous, forcing all Q outputs LOW.

TRUTH TABLE

OPERATING MODE	INPUTS				
	MR	A	B	Q ₀	Q _{1-Q₇}
Reset (Clear)	L	X	X	L	L-L
Shift	H	I	I	L	q _{0-q₆}
	H	I	h	L	q _{0-q₆}
	H	h	I	L	q _{0-q₆}
	H	h	h	H	q _{0-q₆}

L (l) = LOW Voltage Levels

H (h) = HIGH Voltage Levels

X = Don't Care

q_i = Lower case letters indicate the state of the referenced input or output one set-up time prior to the LOW to HIGH clock transition**DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE**

Symbol	Parameter	Limits			Test Condition (note 1)	Unit
		Min.	Typ. (*)	Max.		
V _{IH}	Input HIGH Voltage	2.0			Guaranteed Input HIGH Voltage for All Input	V
V _{IL}	Input LOW Voltage			0.8	Guaranteed Input LOW Voltage for All Input	V
V _{CD}	Input Clamp Diode Voltage	- 0.65	- 1.5		V _{CC} = MIN, I _{IN} = - 18 mA	V
V _{OH}	Output HIGH Voltage	2.7	3.5		V _{CC} = MIN, I _{OH} = - 400 μA V _{IN} = V _{IH} or V _{IL} per Truth Table	V
V _{OL}	Output LOW Voltage		0.25	0.4	I _{OL} = 4.0 mA	V
			0.35	0.5	I _{OL} = 8.0 mA	V
I _{IH}	Input HIGH Current			20 0.1	V _{CC} = MAX, V _{IN} = 2.7 V V _{CC} = MAX, V _{IN} = 7.0 V	μA mA
I _{IL}	Input LOW Current			- 0.4	V _{CC} = MAX, V _{IN} = 0.4 V	mA
I _{OS}	Output Short Circuit Current (note 2)	- 20		- 100	V _{CC} = MAX, V _{OUT} = 0 V	mA
I _{CC}	Power Supply Current (Note 3)		16	27	V _{CC} = MAX	mA

Notes : 1. Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions

2. Not more than one output should be shorted at a time.

3. I_{CC} is measured with outputs open serial input at 2.4V, and a momentary ground, when 4.5V applied to clear.(*) Typical values are at V_{CC} = 5.0 V, T_A = 25 °C.**AC CHARACTERISTICS: T_A = 25 °C**

Symbol	Parameter	Limits			Test Conditions		Units
		Min.	Typ.	Max.	Figures 1	V _{CC} = 5.0 V C _L = 15 pF	
f _{MAX}	Maximum Clock Frequency	25	36				MHz
t _{PLH}	Propagation Delay, Positive Going Clock to Outputs		17 21	27 32	Figures 1		ns
t _{PHL}	Propagation Delay, Negative Going MR to Outputs		24	36	Figures 2		ns

AC SET-UP REQUIREMENTS: $T_A = 25^\circ\text{C}$

Symbol	Parameter	Limits			Test Conditions	Units
		Min.	Typ.	Max.		
t_s	Set-Up Time, A or B Input to Positive-Going CP	15			Figure 3	ns
t_h	Hold Time, A or B Input to Positive-Going CP	5			Figure 3	ns
$t_{wCP(H)}$	CP Pulse Width (HIGH)	20			Figure 1	ns
$t_{wCP(L)}$	CP Pulse Width (LOW)	20			Figure 1	ns
$t_{wMR(L)}$	MR Pulse Width (LOW)	20			Figure 2	ns
t_{rec}	Recovery Time, Positive-Going MR to Positive-Going CP	20			Figure 2	ns

AC WAVEFORMS

Figure 1




Figure 2




Figure 3

