




HEX PARALLEL D REGISTER WITH ENABLE

DESCRIPTION

The T54LS378/T74LS378 is an 6-Bit Register with a buffered common enable. This device is similar to the T54LS174/T74LS174, but with common Enable rather than common Master Reset.




- 8-BIT HIGH SPEED PARALLEL REGISTER
- POSITIVE EDGE-TRIGGERED D-TYPEItaSheet4 U.com FLIP-FLOPS
- FULLY BUFFERED COMMON CLOCK AND ENABLE INPUTS
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS
- FULLY TTL AND CMOS COMPATIBLE

PIN CONNECTION (top view)

DUAL IN LINE



CHIP CARRIER




NC = No Internal Connection

PIN NAMES

LIM MAIN	FIN NAMES							
Ē	Enable (Active LOW) Input							
D ₀ -D ₅	Data Inputs							
CP Q ₀ -Q ₅	Clock (Active HIGH Going Edge) Input True Outputs							



LOGIC SYMBOL AND LOGIC DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{CC}	Supply Voltage	-0.5 to 7	٧
V _I	Input Voltage, Applied to Input	- 0.5 to 15	V
Vo	Output Voltage, Applied to Output	-0.5 to 10	V
l _l	Input Current, Into Inputs	-30 to 5	mA
lo	Output Current, Into Outputs	50	mA

Stresses in excess of those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions in excess of those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

GUARANTEED OPERATING RANGES

Part Numbers		Supply Voltage	T		
rait Numbers	Min	Тур	Max	Temperature	
T54LS378D2	4.5 V	5.0 V	5.5 V	-55°C to +125°C	
T74LS8378XX	4.75 V	5.0 V	5.25 V	Www.DataSheet4U.o	

XX = package type.



FUNCTIONAL DESCRIPTION

The LS378 consists of eight edge-triggered D flipflops with individual D inputs and Q outputs. The Clock (CP) and Enable (E) input are common to all flip-flops. When E input is LOW, new data is entered into the register on the LOW-to-HIGH transition of CP input. When the E input is HIGH the register will retain the present data independent of the CP input

et4U co**TRUTH TABLE**

P _n	CP D _n			
harge		х	7	Н
.f		H		L
L		L	J .	L Ì
i		:	<u>'</u>	L

H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE

Parameter		Limits			Test Conditions		11-14-
		Min.	Тур.	Max.	(Note 1)		Units
Input HIGH Voltage		2.0			Guaranteed input HIGH Voltage for all Inputs		V
Input LOW Voltage	54			0.7	Guaranteed input LOW Voltage for all Inputs		v
	74			0.8			
Input Clamp Diode Vo	Itage		- 0.65	- 1.5	V _{CC} = MIN,I _{IN} = - 18mA		V
Output HIGH Voltage	54	2.5	3.4		V_{CC} = MIN, l_{OH} = -400μ A, V_{IN} = V_{IH} or V_{IL} per Truth Table		V
	74	2.7	3.4				
Output LOW Voltage	54,74		0.25	0.4	0.4 I _{OL} = 4.0mA V _{CC} = MIN, V _{IN} = V _{IH}	V _{CC} = MIN, V _{IN} = V _{IH} or	v
	74		0.35	0.5	I _{OL} = 8.0mA	V _{IL} per Truth Table	
Input HIGH Current				20 0.1	$V_{CC} = MAX, V_{IN} = 2.7V$ $V_{CC} = MAX, V_{IN} = 7.0V$		μA mA
Input LOW Current				-0.4	$V_{CC} = MAX, V_{IN} = 0.4V$		mA
Output Short Circuit C (Note 2)	Gurrent	-20		- 100	V _{CC} = MAX,V _{OUT} = 0V		mA
Power Supply Current			16	27	V _{CC} = MAX		mA
	Input HIGH Voltage Input LOW Voltage Input Clamp Diode Vo Output HIGH Voltage Output LOW Voltage Input HIGH Current Input LOW Current Output Short Circuit C (Note 2)	Input HIGH Voltage Input LOW Voltage 54 74 Input Clamp Diode Voltage Output HIGH Voltage 74 Output LOW Voltage 54,74 74 Input HIGH Current Input LOW Current Output Short Circuit Current	Min. Input HIGH Voltage 2.0	Name	Parameter Min. Typ. Max. Input HIGH Voltage 2.0 0.7 Input LOW Voltage 54 0.7 Input Clamp Diode Voltage -0.65 -1.5 Output HIGH Voltage 54 2.5 3.4 74 2.7 3.4 0.25 Output LOW Voltage 54,74 0.25 0.4 74 0.35 0.5 Input HIGH Current 20 0.1 Input LOW Current -0.4 -0.4 Output Short Circuit Current -20 -100	Parameter Min. Typ. Max. Input HIGH Voltage 2.0 Guaranteed in for all Inputs Input LOW Voltage 54 0.7 Guaranteed in for all Inputs Input Clamp Diode Voltage -0.65 -1.5 V _{CC} = MIN,I _{OI} Output HIGH Voltage 54 2.5 3.4 V _{CC} = MIN,I _{OI} Output LOW Voltage 54,74 0.25 0.4 I _{OL} = 4.0mA Output LOW Voltage 54,74 0.35 0.5 I _{OL} = 8.0mA Input HIGH Current 20 V _{CC} = MAX,V V _{CC} = MAX,V Input LOW Current -0.4 V _{CC} = MAX,V Output Short Circuit Current (Note 2) -20 -100 V _{CC} = MAX,V	Note 1 Note 1 Note 1 Note 1

Notes

1) Conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions for testing, not shown in the Table, are chosen to guarantee operation under "worst case" conditions.

2) Not more than one output should be shorted at a time.

³⁾ Typical values are at V_{CC} = 5.0V, T_A = 25°C




AC CHARACTERISTICS: TA = 25°C

Symbol	Danamatar		Limits		Total Conditions		Units
	Parameter	Min.	Тур.	Max.	l est C	Test Conditions	
f _{MAX}	Minimum Input Clock Frequency	30	40		Fig. 1		MHz
^t PLH	CP to Q Output		17	27	Fig. 1	V _{CC} = 5.0V	ns
t _{PHL}	CP to Q Output		18	27	Fig. 1	7	ns

et4U ACISET-UP REQUIREMENTS: TA=25°C

Symbol	B	Limits			T		
	Parameter	Min.	Тур.	Max.	Test Conditions		Units
t _s	Set-up Time, Data to Clock (HIGH or LOW)	20			Fig. 1		ns
th	Hold Time, Data to Clock (HIGH or LOW)	5			Fig. 1		ns
ts	Set-up Time, Enable to Clock (HIGH or LOW)	30			Fig. 1	V _{CC} = 5.0V	ns
t _h	Hold Time, Enable to Clock (HIGH or LOW)	5			Fig. 1		ns
twCP	Minimum Clock Pulse Width	200 8	itaSh	et4U	com		ns

AC WAVEFORMS



DEFINITION OF TERMS:

SET-UP TIME (t_s) - is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from LOW to HIGH in order to be recognized and transferred to the outputs.

HOLD TIME (th) - is defined as the minimum time following the clock transition from LOW to HIGH that the logic level Data must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from LOW to HIGH and still be recognized.