



Order

Now





Texas INSTRUMENTS

TAS6424-Q1

# SLOS870B-SEPTEMBER 2016-REVISED OCTOBER 2017

# TAS6424-Q1 75-W, 2-MHz Digital Input 4-Channel Automotive Class-D Audio Amplifier With Load-Dump Protection and I<sup>2</sup>C Diagnostics

#### Features 1

- **Advanced Load Diagnostics** 
  - Runs without Input Clocks
  - AC Diagnostic for Tweeter Detection with Impedance and Phase Response
- Easy to meet CISPR25-L5 EMC Specification
- **Qualified for Automotive Applications**
- Audio Inputs
  - 4 Channel I<sup>2</sup>S or 4/8-Channel TDM Input
  - Input Sample Rates: 44.1 kHz, 48 kHz, 96 kHz
  - Input Formats: 16-bit to 32-bit I<sup>2</sup>S, and TDM
- Audio Outputs
  - Four-Channel Bridge-Tied Load (BTL), With **Option of Parallel BTL (PBTL)**
  - Up to 2.1-MHz Output Switching Frequency
  - 75 W, 10% THD Into 4 Ω at 25 V
  - 45 W, 10% THD Into 2 Ω at 14.4 V
  - 150 W. 10% THD Into 2 Ω at 25 V PBTL
- Audio Performance Into 4  $\Omega$  at 14.4 V
  - THD+N < 0.03% at 1 W</li>
  - 42-µV<sub>RMS</sub> Output Noise
  - –90-dB Crosstalk
- Load Diagnostics
  - Output Open and Shorted Load
  - Output-to-Battery or Ground Shorts \_
  - Line Output Detection Up to 6 k $\Omega$
  - Host-Independent Operation
  - Programmability for Flexible Production Line Testing
- Protection
  - **Output Current Limiting**
  - Output Short Protection
  - 40-V Load Dump
  - **Open Ground and Power Tolerant**
  - DC Offset
  - Overtemperature
  - Undervoltage and Overvoltage \_
- **General Operation** 
  - 4.5-V to 26.4-V Supply voltage
  - I<sup>2</sup>C Control With 4 Address Options
  - Clip Detection and Thermal Warning

## 2 Applications

- Automotive Head Units
- Automotive External Amplifier Modules

## 3 Description

The TAS6424-Q1 device is a Four-channel digitalinput Class-D audio amplifier that implements a 2.1 MHz PWM switching frequency that enables a costoptimized solution in a very small PCB size, full operation down to 4.5 V for start/stop events, and exceptional sound quality with up to 40 kHz audio bandwidth

The TAS6424-Q1 Class-D audio amplifier is designed for use in automotive head units and external amplifier modules. The device provides four channels at 27 W into 4  $\Omega$  at 10% THD+N and 45 W into 2  $\Omega$ at 10% THD+N from a 14.4-V supply and 75 W into 4 Ω at 10% THD+N from a 25-V supply. The Class-D topology dramatically improves efficiency over traditional linear amplifier solutions. The output switching frequency can be set either above the AM band, which eliminates the AM-band interference and reduces output filter size and cost, or below AM band to optimize efficiency.


For a pin compatible two-channel amplifier, see the TAS6422-Q1

The device is offered in a 56-pin HSSOP PowerPAD<sup>™</sup> package with the exposed thermal pad up.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
TAS6424-Q1	HSSOP (56)	18.41 mm × 7.49 mm		

(1) For all available packages, see the orderable addendum at the end of the datasheet.



### PCB AREA



An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.

TEXAS INSTRUMENTS

www.ti.com

## Table of Contents

1	Feat	tures 1
2	Арр	lications 1
3	Des	cription 1
4	Rev	ision History 2
5	Dev	ice Comparison Table 3
6	Pin	Configuration and Functions 4
7	Spe	cifications6
	7.1	Absolute Maximum Ratings6
	7.2	ESD Ratings6
	7.3	Recommended Operating Conditions
	7.4	Thermal Information7
	7.5	Electrical Characteristics7
	7.6	Timing Requirements 10
	7.7	Typical Characteristics 11
8	Para	ameter measurement Information 16
9	Deta	ailed description 17
	9.1	Overview 17
	9.2	Functional Block Diagram 17
	9.3	Feature Description 18

	9.4	Device Functional Modes	28
	9.5	Programming	28
	9.6	Register Maps	32
10	Арр	lication and Implementation	48
	10.1	Application Information	48
	10.2	Typical Applications	49
11	Pow	ver Supply Recommendations	55
12	Lay	out	55
	12.1	Layout Guidelines	55
	12.2	Layout Example	57
	12.3	Thermal Considerations	57
13	Dev	ice and Documentation Support	58
	13.1	Documentation Support	58
	13.2	Receiving Notification of Documentation Updates	<b>58</b>
	13.3	Community Resources	<b>58</b>
	13.4	Trademarks	58
	13.5	Electrostatic Discharge Caution	58
	13.6	Glossary	<b>58</b>
14	Mec	hanical, Packaging, and Orderable	
	Info	mation	59

## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision A (October 2016) to Revision B	Page
Changed the Features and Description sections for better Product Folder visibility	
Changes from Original (September 2016) to Revision A	Page
Released the full version of the data sheet	




## 5 Device Comparison Table

PART NUMBER	INPUT TYPE	CHANNEL COUNT	POWER-SUPPLY VOLTAGE RANGE	OUTPUT CURRENT LIMIT	MAXIMUM PWM FREQUENCY
TAS6424-Q1	Digital	4	4.5 V to 26.4 V	6.5 A	2.1 MHz
TAS5414C-Q1	Analog, Single-Ended	4	5.6 V to 24 V	12.7 A	500 kHz
TAS5424C-Q1	Analog, Differential	4	5.6 v to 24 V	12.7 A	500 kHz



## 6 Pin Configuration and Functions



#### DKQ Package 56-Pin HSSOP With Exposed Thermal Pad Top View



TAS6424-Q1 SLOS870B – SEPTEMBER 2016 – REVISED OCTOBER 2017

#### www.ti.com

#### **Pin Functions**

PI	IN	(4)		
NAME	NO.	TYPE <sup>(1)</sup>	DESCRIPTION	
AREF	4	PWR	VREG and VCOM bypass capacitor return	
AVDD	8	PWR	Voltage regulator bypass	
AVSS	7	PWR	AVDD bypass capacitor return	
BST_1M	31	PWR	Bootstrap capacitor connection pins for high-side gate driver	
BST_1P	35	PWR	Bootstrap capacitor connection pins for high-side gate driver	
BST_2M	37	PWR	Bootstrap capacitor connection pins for high-side gate driver	
BST_2P	41	PWR	Bootstrap capacitor connection pins for high-side gate driver	
BST_3M	44	PWR	Bootstrap capacitor connection pins for high-side gate driver	
BST_3P	48	PWR	Bootstrap capacitor connection pins for high-side gate driver	
BST_4M	50	PWR	Bootstrap capacitor connection pins for high-side gate driver	
BST_4P	54	PWR	Bootstrap capacitor connection pins for high-side gate driver	
FAULT	26	DO	Reports a fault (active low, open drain), 100-k $\Omega$ internal pullup resistor	
FSYNC	14	DI	Audio frame clock input	
	1	_		
	11	_		
	17	_		
	18	_		
	28	0.10		
GND	33	GND	Ground	
	36 39	_		
	46	_		
	40	_		
	52	_		
	9		Gate drive voltage regulator for channel 3 and 4, derived from VBAT input pin.	
GVDD	10	PWR	Gate drive voltage regulator for channel 1 and 2, derived from VBAT input pin.	
I2C_ADDR0	22			
I2C_ADDR1	23	DI	I <sup>2</sup> C address pins	
MCLK	12	DI	Audio master clock input	
MUTE	25	DI	Mutes the device outputs (active low), 100-k $\Omega$ internal pulldown resistor	
OUT_1M	32	NO	Negative output for the channel	
OUT_1P	34	PO	Positive output for the channel	
OUT_2M	38	NO	Negative output for the channel	
OUT_2P	40	PO	Positive output for the channel	
OUT_3M	45	NO	Negative output for the channel	
OUT_3P	47	PO	Positive output for the channel	
OUT_4M	51	NO	Negative output for the channel	
OUT_4P	53	PO	Positive output for the channel	
	2	_		
	29	_		
21/22	30			
PVDD	42	PWR	PVDD voltage input (can be connected to battery)	
	43	_		
	55	-		
	56			

(1) GND = ground, PWR = power, PO = positive output, NO = negative output, DI = digital input, DO = digital output, DI/O = digital input and output, NC = no connection

STRUMENTS

EXAS

#### Pin Functions (continued)

P	IN	TYPE <sup>(1)</sup>	DESCRIPTION	
NAME	NO.	ITPE''	DESCRIPTION	
SCL	20	DI	I <sup>2</sup> C clock input	
SCLK	13	DI	Audio bit and serial clock input	
SDA	21	DI/O	I <sup>2</sup> C data input and output	
SDIN1	15	DI	TDM data input and audio I <sup>2</sup> S data input for channels 1 and 2	
SDIN2	16	DI	Audio I <sup>2</sup> S data input for channels 3 and 4	
STANDBY	24	DI	Enables low power standby state (active Low), 100-k $\Omega$ internal pulldown resistor	
VBAT	3	PWR	Battery voltage input	
VCOM	6	PWR	Bias voltage	
VDD	19	PWR	3.3-V external supply voltage	
VREG	5	PWR	Voltage regulator bypass	
WARN	27	DO	Clip and overtemperature warning (active low, open drain), 100-k $\Omega$ internal pullup resistor	
Thermal Pad	_	GND	Provides both electrical and thermal connection for the device. Heatsink must be connected to GND.	

## 7 Specifications

### 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
PVDD, VBAT	DC supply voltage relative to GND		-0.3	30	V
V <sub>MAX</sub>	Transient supply voltage: PVDD, VBAT $t \le 400 \text{ ms exposure}$		-1	40	V
V <sub>RAMP</sub>	Supply-voltage ramp rate: PVDD, VBAT			75	V/ms
VDD	DC supply voltage relative to GND		-0.3	3.5	V
I <sub>MAX</sub>	Maximum current per pin (PVDD, VBAT, OUT_xP, OUT_xM, GND)			8	А
IMAX_PULSED	Pulsed supply current per PVDD pin (one shot)	t < 100 ms		12	А
V <sub>LOGIC</sub>	Input voltage for logic pins (SCL, SDA, SDIN1, SDIN2, STANDBY, I2C_ADDRx)	MCLK, BCLK, LRCLK, MUTE,	-0.3	VDD + 0.5	V
V <sub>GND</sub>	Maximum voltage between GND pins		-0.3	0.3	V
TJ	Maximum operating junction temperature		-55	150	°C
T <sub>stg</sub>	Storage temperature		-55	150	°C

### 7.2 ESD Ratings

				VALUE	UNIT
		Human-body model (HBM), per AEC Q100–002 <sup>(1)</sup>		±3000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM) per AEC 0100 011	All pins	±500	V
	alconargo	Charged-device model (CDM), per AEC Q100–011	Corner pins (1, 28, 29 and 56)	±1000	

(1) AEC Q100–002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS–001 specification.

### 7.3 Recommended Operating Conditions

			MIN	NOM	MAX	UNIT
PVDD	Output FET supply voltage	Relative to GND	4.5		26.4	V
VBAT	Battery supply voltage input	Relative to GND	4.5	14.4	18	V
VDD	DC logic supply	Relative to GND	3.0	3.3	3.5	V
T <sub>A</sub>	Ambient temperature		-40		125	°C
TJ	Junction temperature	An adequate thermal design is required	-40		150	°C
D		BTL Mode	2	4		0
RL	Nominal speaker load impedance	PBTL Mode	1	2		Ω
R <sub>PU_I2C</sub>	I <sup>2</sup> C pullup resistance on SDA and SCL pins		1	4.7	10	kΩ
C <sub>Bypass</sub>	External capacitance on bypass pins	Pin 2, 3, 5, 6, 8, 9, 10, 19		1		μF
C <sub>OUT</sub>	External capacitance to GND on OUT pins	Limit set by DC-diagnostic timing		1	3.3	μF
Lo	Output filter inductance	Minimum inductance at I <sub>SD</sub> current levels	1			μH

#### 7.4 Thermal Information

		TAS6424-Q1 <sup>(2)</sup>	TAS6424-Q1 <sup>(3)</sup>	
	THERMAL METRIC <sup>(1)</sup>	DKQ (HSSOP)	DKQ (HSSOP)	UNIT
		56 PINS	56 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	—		°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	0.7	1.1	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	—	—	°C/W
TLΨ	Junction-to-top characterization parameter	—	_	°C/W
ΨJB	Junction-to-board characterization parameter	10	10	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	_		°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report (SPRA953).

(2) JEDEC Standard 4 Layer PCB.

(3) Measured using the TAS6424-Q1 EVM layout and heat sink. The device is not intended to be used without a heat sink.

### 7.5 Electrical Characteristics

Test conditions (unless otherwise noted):  $T_c = 25^{\circ}C$ , PVDD = VBAT = 14.4 V, VDD = 3.3 V,  $R_L = 4 \Omega$ ,  $P_{out} = 1$  W/ch, f = 1 kHz,  $f_{SW} = 2.11$  MHz, AES17 Filter, default I<sup>2</sup>C settings, see Figure 79 and Figure 82

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OPERATIN	G CURRENT					
I <sub>PVDD_IDLE</sub>	PVDD idle current	All channels playing, no audio input		75	90	mA
I <sub>VBAT_IDLE</sub>	VBAT idle current	All channels playing, no audio input		90	100	mA
I <sub>PVDD_STBY</sub>	PVDD standby current	STANDBYActive, VDD = 0 V		1	10	μA
I <sub>VBAT_STBY</sub>	VBAT standby current	STANDBYActive, VDD = 0 V		4	10	μA
I <sub>VDD</sub>	VDD supply current	All channels playing, –60-dB signal		15	18	mA
OUTPUT PO	DWER					
		4 Ω, PVDD = 14.4 V, THD+N = 1%, T <sub>C</sub> = 75°C	20	22		
		4 Ω, PVDD = 14.4 V, THD+N = 10%, T <sub>C</sub> = 75°C	25	27		
Р	Output power per channel, BTL	2 Ω, PVDD = 14.4 V, THD+N = 1%, T <sub>C</sub> = 75°C	38	40		W
P <sub>O_BTL</sub>		2 Ω, PVDD = 14.4 V, THD+N = 10%, T <sub>C</sub> = 75°C	42	45		
		4 Ω, PVDD = 25 V, THD+N = 1%, T <sub>C</sub> = 75°C	50	55		
		4 Ω, PVDD = 25 V, THD+N = 10%, T <sub>C</sub> = 75°C	70	75		
		2 Ω, PVDD = 14.4 V, THD+N = 1%, T <sub>C</sub> = 75°C	35	40		
		2 Ω, PVDD = 14.4 V, THD+N = 10%, T <sub>C</sub> = 75°C	45	50		
<b>D</b>	Output power per channel in parallel mode,	1 Ω, PVDD = 14.4 V, THD+N = 1%, T <sub>C</sub> = 75°C	72	80		W
P <sub>O_PBTL</sub>	PBTL	1 Ω, PVDD = 14.4 V, THD+N = 10%, T <sub>C</sub> = 75°C	80	90		
		2 Ω, PVDD = 25 V, THD+N = 1%, T <sub>C</sub> = 75°C	98	120		
		2 Ω, PVDD = 25 V, THD+N = 10%, T <sub>C</sub> = 75°C	138	150		

Copyright © 2016–2017, Texas Instruments Incorporated



#### TAS6424-Q1

SLOS870B-SEPTEMBER 2016-REVISED OCTOBER 2017

www.ti.com

### **Electrical Characteristics (continued)**

Test conditions (unless otherwise noted):  $T_c = 25^{\circ}C$ , PVDD = VBAT = 14.4 V, VDD = 3.3 V,  $R_L = 4 \Omega$ ,  $P_{out} = 1$  W/ch, f = 1 kHz,  $f_{SW} = 2.11$  MHz, AES17 Filter, default I<sup>2</sup>C settings, see Figure 79 and Figure 82

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
EFF <sub>P</sub>	Power efficiency	4 channels operating, 25-W output power/ch 4- $\Omega$ load, PVDD = 14.4 V, T <sub>C</sub> = 25°C, including indcutor losses(1)		86%		
AUDIO PERI	FORMANCE					
		Zero input, A-weighting, gain level 1, PVDD = 14.4 V		42		
M		Zero input, A-weighting, gain level 2, PVDD = 14.4 V		55		
Vn	Output noise voltage	Zero input, A-weighting, gain level 3, PVDD = 18 V		67		μV
		Zero input, A-weighting, gain level 4, PVDD = 25 V		85		
		Gain level 1, Register 0x01, bit 1-0 = 00		7.5		
CAIN	Dook output voltage/dPES	Gain level 2, Register 0x01, bit 1-0 = 01		15		V/FS
GAIN	Peak output voltage/dBFS	Gain level 3, Register 0x01, bit 1-0 = 10		21		V/F3
		Gain level 4, Register 0x01, bit 1-0 = 11		29		
Crosstalk	Channel crosstalk	$PVDD = 14.4 \; Vdc + 1 \; V_{RMS}, f = 1 \; kHz$		-90	-75	dB
PSRR	Power-supply rejection ratio	$PVDD = 14.4 \; Vdc + 1 \; V_{RMS}, f = 1 \; kHz$		75		dB
THD+N	Total harmonic distortion + noise			0.02%	0.05 %	
G <sub>CH</sub>	Channel-to-channel gain variation		-0.5	0	0.5	dB
	JT PERFORMANCE					
V <sub>n_LINEOUT</sub>	LINE output noise voltage	Zero input, A-weighting, channel set to LINE MODE		42		μV
V <sub>O_LINEOUT</sub>	LINE output voltage	0-dB input, channel set to LINE MODE		5.5		V <sub>RMS</sub>
THD+N	Line output total harmonic distortion + noise	$V_{O} = 2 V_{RMS}$ , channel set to LINE MODE		0.01%	0.03	
DIGITAL INP	PUT PINS					
V <sub>IH</sub>	Input logic level high		70			%VDD
V <sub>IL</sub>	Input logic level low				30	%VDD
IIH	Input logic current, high	V <sub>I</sub> = VDD			15	μA
I <sub>IL</sub>	Input logic current, low	$V_{I} = 0$			-15	μA
R <sub>DS(on)</sub>	FET drain-to-source resistance	Not including bond wire and package resistance		90		mΩ
	AGE (OV) PROTECTION					
V <sub>PVDD_OV</sub>	PVDD overvoltage shutdown		27.0	27.8	28.8	V
V <sub>PVDD_OV_HY</sub>	PVDD overvoltage shutdown hysteresis			0.8		V
V <sub>VBAT_OV</sub>	VBAT overvoltage shutdown		19.3	20	22	V
V <sub>VBAT_OV_HY</sub>	VBAT overvoltage shutdown hysteresis			0.6		V
	TAGE (UV) PROTECTION					
VBATUV	VBAT undervoltage shutdown			4	4.5	V
VBAT <sub>UV_HYS</sub>	VBAT undervoltage shutdown hysteresis			0.2		V
PVDD <sub>UV</sub>	PVDD undervoltage shutdown			4	4.5	V
$PVDD_{UV_{HY}}$	PVDD undervoltage shutdown hysteresis			0.2		V
S BYPASS VO	LTAGES					
V <sub>GVDD</sub>	Gate drive bypass pin voltage			7		V
V <sub>AVDD</sub>	Analog bypass pin voltage			6		V
V <sub>VCOM</sub>	Common bypass pin voltage		_	2.5		V
V <sub>VREG</sub>	Regulator bypass pin voltage			5.5		V
POWER-ON	RESET (POR)					
V <sub>POR</sub>	VDD voltage for POR			2.1	2.7	V
V <sub>POR_HY</sub>	VDD POR recovery hysteresis voltage			0.5		V
OVERTEMP	ERATURE (OT) PROTECTION					
OTW(i)	Channel overtemperature warning			150		°C



## **Electrical Characteristics (continued)**

Test conditions (unless otherwise noted):  $T_c = 25^{\circ}C$ , PVDD = VBAT = 14.4 V, VDD = 3.3 V,  $R_L = 4 \Omega$ ,  $P_{out} = 1$  W/ch, f = 1 kHz,  $f_{SW} = 2.11$  MHz, AES17 Filter, default I<sup>2</sup>C settings, see Figure 79 and Figure 82

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OTSD(i)	Channel overtemperature shutdown			175		°C
OTW	Global junction overtemperature warning	Set by register 0x01 bit 5-6, default value		130		°C
OTSD	Global junction overtemperature shutdown			160		°C
OT <sub>HYS</sub>	Overtemperature hysteresis			15		°C
LOAD OVE	R CURRENT PROTECTION	1				
	Que en une est en elle han en elle live it	OC Level 1	4	4.8		•
I <sub>LIM</sub>	Overcurrent cycle-by-cycle limit	OC Level 2	6	6.5		A
		OC Level 1, Any short to supply, ground, or other channels		7		•
I <sub>SD</sub>	Overcurrent shutdown	OC Level 2, Any short to supply, ground, or other channels		9		A
MUTE MOD	E					
G <sub>MUTE</sub>	Output attenuation			100		dB
CLICK AND	POP		-			
V <sub>CP</sub>	Output click and pop voltage	ITU-R 2k filter, High-Z/MUTE to Play, Play to Mute/High-Z		7		mV
DC OFSET						
VOFFSET	Output offset voltage			2	5	mV
DC DETEC	г					
DC <sub>FAULT</sub>	Output DC fault protection			2	2.5	V
DIGITAL O	JTPUT PINS					
V <sub>OH</sub>	Output voltage for logic level high	I = ±2 mA	90			%VDD
V <sub>OL</sub>	Output voltage for logic level low	I = ±2 mA			10	%VDD
t <sub>DELAY_CLIPD</sub> ET	Signal delay when output clipping detected				20	μS
LOAD DIAG	BNOSTICS					
S2P	Maximum resistance to detect a short from OUT pins to PVDD				500	Ω
S2G	Maximum resistance to detect a short from OUT pins to ground				200	Ω
SL	Shorted load detection tolerance	Other channels in Hi-Z			±0.5	Ω
OL	Open load	Other channels in Hi-Z	40	70		Ω
T <sub>DC DIAG</sub>	DC diagnostic time	All 4 Channels		230		ms
LO	Line output				6	kΩ
T <sub>LINE DIAG</sub>	Line output diagnostic time			40		ms
		Gain linearity, $f = 19$ kHz, $R_L = 2 \Omega$ to 16 $\Omega$ ,			25%	
ACIMP	AC impedance accuracy	Offset			±0.5	Ω
T <sub>AC DIAG</sub>	AC diagnostic time	All 4 Channels		520		ms
I2C_ADDR	PINS					
t <sub>I2C_ADDR</sub>	Time delay needed for I <sup>2</sup> C address set-up			300		μS

(1) Tested with Output Inductor DFEG7030D-3R3M.



#### TAS6424-Q1

SLOS870B-SEPTEMBER 2016-REVISED OCTOBER 2017

www.ti.com


### 7.6 Timing Requirements

Test conditions (unless otherwise noted):  $T_c = 25 \text{ °C}$ , PVDD = VBAT = 14.4 V, VDD = 3.3 V,  $R_L = 4 \Omega$ ,  $P_O = 1 \text{ W/ch}$ , f = 1 kHz,  $f_{SW} = 2.11 \text{ MHz}$ , AES17 Filter, default I<sup>2</sup>C settings, see Figure 79 and Figure 82

			MIN	TYP MAX	UNIT
I <sup>2</sup> C CONTRO	DL PORT (See Figure 42)				
t <sub>BUS</sub>	Bus free time between start and stop conditions		1.3		μs
t <sub>HOLD1</sub>	Hold time, SCL to SDA		0		ns
t <sub>HOLD2</sub>	Hold time, start condition to SCL	0.6		μs	
t <sub>START</sub>	I <sup>2</sup> C startup time after VDD power on reset			12	ms
t <sub>RISE</sub>	Rise time, SCL and SDA			300	ns
t <sub>FALL</sub>	Fall time, SCL and SDA			300	ns
t <sub>SU1</sub>	Setup, SDA to SCL		100		ns
t <sub>SU2</sub>	Setup, SCL to start condition		0.6		μs
t <sub>SU3</sub>	Setup, SCL to stop condition	0.6		μs	
t <sub>W(H)</sub>	Required pulse duration SCL High	0.6		μs	
t <sub>W(L)</sub>	Required pulse duration SCL Low	1.3		μs	
SERIAL AU	DIO PORT (See Figure 36)		· · ·		
D <sub>MCLK</sub> , D <sub>SCLK</sub>	K, Allowable input clock duty cycle			50% 55%	
$f_{MCLK}$	Supported MCLK frequencies: 128, 256, or 512		128	512	xFS
$f_{MCLK\_Max}$	Maximum frequency			25	MHz
t <sub>SCY</sub>	SCLK pulse cycle time		40		ns
t <sub>SCL</sub>	SCLK pulse-with LOW		16		ns
t <sub>SCH</sub>	SCLK pulse-with HIGH		16		ns
t <sub>rise/fall</sub>	Rise and fall time		4		ns
t <sub>SF</sub>	SCLK rising edge to FSYNC edge	8		ns	
t <sub>FS</sub>	FSYNC rising edge to SCLK edge	8		ns	
t <sub>DS</sub>	DATA set-up time				ns
t <sub>DH</sub>	DATA hold time	8		ns	
Ci	Input capacitance, pins MCLK, SCLK, FSYNC, SD	IN1, SDIN2		10	pF
T <sub>LA</sub>	Latency from input to output measured in FSYNC sample count	FSYNC = 44.1 kHz or 48 kHz FSYNC = 96 kHz		30 12	



### 7.7 Typical Characteristics






#### TAS6424-Q1

SLOS870B-SEPTEMBER 2016-REVISED OCTOBER 2017


www.ti.com

### **Typical Characteristics (continued)**





#### **Typical Characteristics (continued)**






#### TAS6424-Q1

SLOS870B-SEPTEMBER 2016-REVISED OCTOBER 2017


www.ti.com

### **Typical Characteristics (continued)**





#### **Typical Characteristics (continued)**






#### TAS6424-Q1

SLOS870B-SEPTEMBER 2016-REVISED OCTOBER 2017

www.ti.com

### **Typical Characteristics (continued)**

 $T_A = 25 \text{ °C}$ ,  $V_{VDD} = 3.3 \text{ V}$ , VBAT = PVDD = 14.4 V,  $R_L = 4 \Omega$ ,  $f_{IN} = 1 \text{ kHz}$ ,  $f_s = 48 \text{ kHz}$ ,  $f_{SW} = 2.11 \text{ MHz}$ , AES17 filter, default I<sup>2</sup>C settings, see Figure 79 and Figure 82 (unless otherwise noted)



### 8 Parameter measurement Information

The parameters for the TAS6424-Q1 device were measured using the circuit in Figure 79.



### 9 Detailed description


#### 9.1 Overview

The TAS6424-Q1 device is a four-channel digital-input Class-D audio amplifier for use in the automotive environment. The device is designed for vehicle battery operation or boosted voltage systems. The design uses ultra-efficient class-D technology developed by Texas Instruments specifically tailored for the automotive industry. This technology allows for reduced power consumption, reduced PCB area, reduced heat, and reduced peak currents in the electrical system. The device realizes an audio sound-system design with smaller size and lower weight than traditional class-AB solutions.

The core design blocks are as follows:

- Serial audio port
- Clock management
- High-pass filter and volume control
- · Pulse width modulator (PWM) with output stage feedback
- Gate drive
- Power FETs
- Diagnostics
- Protection
- Power supply
- I<sup>2</sup>C serial communication bus

#### 9.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

TAS6424-Q1 SLOS870B – SEPTEMBER 2016 – REVISED OCTOBER 2017



#### 9.3 Feature Description

#### 9.3.1 Serial Audio Port

The serial audio port (SAP) receives audio in either I<sup>2</sup>S, left justified, right justified, or TDM formats.

Settings for the serial audio port are programmed in the SAP control register (address 0x03), see the SAP Control (Serial Audio-Port Control) Register (address = 0x03) [default = 0x04] section.

Figure 35 shows the digital audio data connections for I<sup>2</sup>S and TDM8 mode for an eight channel system.




Figure 35. Digital-Audio Data Connection

#### 9.3.1.1 *P*S Mode

 $I^2S$  timing uses the FSYNC pin to define when the data being transmitted is for the left channel and when it is for the right channel. The FSYNC pin is low for the left channel and high for the right channel. The bit clock, SCLK, runs at 32 or 64 x f<sub>S</sub> and is used to clock in the data. A delay of one bit clock occurs from the time the FSYNC signal changes state to the first bit of data on the data lines. The data is presented in 2s-complement form (MSB-first). The data is valid on the rising edge of the bit clock and is used to clock in the data.

#### 9.3.1.2 Left-Justified Timing

Left-justified (LJ) timing also uses the FSYNC pin to define when the data being transmitted is for the left channel and when it is for the right channel. The FSYNC pin is high for the left channel and low for the right channel. A bit clock running at 32 or  $64 \times f_S$  is used to clock in the data. The first bit of data appears on the data lines at the same time FSYNC toggles. The data is written MSB-first and is valid on the rising edge of the bit clock. Digital words can be 16-bits or 24-bits wide and pad any unused trailing data-bit positions in the left-right (L/R) frame with zeros.

#### 9.3.1.3 Right-Justified Timing

Right-justified (RJ) timing also uses the FSYNC pin to define when the data being transmitted is for the left channel and when it is for the right channel. The FSYNC pin is high for the left channel and low for the right channel. A bit clock running at 32 or  $64 \times f_S$  is used to clock in the data. The first bit of data appears on the data 8-bit clock periods (for 24-bit data) after the FSYNC pin toggles. In RJ mode the LSB of data is always clocked by the last bit clock before the FSYNC pin transitions. The data is written MSB-first and is valid on the rising edge of bit clock. The device pads the unused leading data-bit positions in the L/R frame with zeros.



#### Feature Description (continued)

#### 9.3.1.4 TDM Mode

TDM mode supports 4 or 8 channels of audio data. The device can be configured through I<sup>2</sup>C to use different stereo pairs in the TDM data stream. The TDM mode supports 16-bit, 24-bit, and 32-bit input data lengths.

In TDM mode, the SCLK pin must be 128 or 256, depending on the TDM slot size. In TDM mode SCLK and MCLK can be connected together

In TDM mode, the SDIN1 pin (pin 15) is used for digital audio data. TI recommends to connect the unused SDIN2 pin (pin 16) to ground. Table 1 lists register settings for the TDM channel selection.

REGISTER	RSETTING				TDM8 CHAI	TDM8 CHANNEL SLOT				
0x03 BIT 5	0x03 BIT 3	1	2	3	4	5	6	7	8	
0	0	CH1	CH2	CH3	CH4	—	—	—	—	
1	0	_	_	_	_	CH1	CH2	CH3	CH4	
0	1	CH3	CH4	CH1	CH2	_	—	—	_	
1	1	—	_	_	_	CH3	CH4	CH1	CH2	

**Table 1. TDM Channel Selection** 

If PBTL mode is programmed for channel 1/2 or channel 3/4 the datasource can be set according to Table 2.

R	EGISTER SE	GISTER SETTING					NNEL SLOT			
0x03 BIT 5	0x03 BIT 3	0x21 BIT 6	1	2	3	4	5	6	7	8
0	0	0	PBTL CH1/2	_	PBTL CH3/4	_	_	_	_	_
1	0	0	—	—	_	—	PBTL CH1/2		PBTL CH3/4	—
0	0	1	—	PBTL CH1/2	—	PBTL CH3/4	—	—	—	—
1	0	1	—	—	—	—	—	PBTL CH1/2	—	PBTL CH3/4
0	1	0	PBTL CH3/4	—	PBTL CH1/2	—	—	_	—	—
1	1	0	—	—	—	—	PBTL CH3/4	_	PBTL CH1/2	—
0	1	1	_	PBTL CH3/4	_	PBTL CH1/2	—	_	_	—
1	1	1	—	—	—	—	—	PBTL CH3/4	—	PBTL CH1/2

#### Table 2. TDM Channel Selection in PBTL Mode

#### 9.3.1.5 Supported Clock Rates

The device supports MCLK rates of  $128 \times f_S$ ,  $256 \times f_S$ , or  $512 \times f_S$ .

The device supports SCLK rates of  $32 \times f_S$ ,  $48 \times f_S$  or  $64 \times f_S$ .

The device supports FSYNC rates of 44.1 kHz, 48 kHz, or 96 kHz.

The maximum clock frequency is 25 MHz. Therefore, for a 96-kHz FSYNC rate, the maximum MCLK rate is 256 x  $f_s$ .

The MCLK clock must not be in phase to sync to SCLK. Duty cycle of 50% is required for 128x FSYNC, for 256x and 512x 50% duty is not required.

TAS6424-Q1

SLOS870B-SEPTEMBER 2016-REVISED OCTOBER 2017


www.ti.com

**ISTRUMENTS** 

EXAS

#### 9.3.1.6 Audio-Clock Error Handling

When any kind of clock error, MCLK-FSYNC or SCLK-FSYNC ratio, or clock halt is detected, the device puts all channels into the Hi-Z state. When all audio clocks are within the expected range, the device automatically returns to the state it was in. See the *Timing Requirements* table for timing requirements.








Figure 37. Left-Justified Audio Data Format







Figure 38. I<sup>2</sup>S Audio Data Format

#### TAS6424-Q1 SLOS870B – SEPTEMBER 2016 – REVISED OCTOBER 2017



www.ti.com



Audio Data Format: TDM8 mode





#### 9.3.2 High-Pass Filter

Direct-current (DC) content in the audio signal can damage speakers. The data path has a high-pass filter to remove any DC from the input signal. The corner frequency is selectable from 4 Hz, 8 Hz, or 15 Hz to 30 Hz with bits 0 through 3 in register 0x26. The default value of -3 dB is approximately 4 Hz for 44.1 kHz or 48 kHz and approximately 8 Hz for 96-kHz sampling rates.

#### 9.3.3 Volume Control and Gain

Each channel has a independent digital-volume control with a range from -100 dB to +24 dB with 0.5-dB steps. The volume control is set through I<sup>2</sup>C. The gain-ramp rate is programmable through I<sup>2</sup>C to take one step every 1, 2, 4, or 8 FSYNC cycles.

The peak output-voltage swing is also configurable in the gain control register through I<sup>2</sup>C. The four gain settings are 7.5 V, 15 V, 21 V, and 29 V. TI recommends selecting the lowest possible for the expected PVDD operation to optimize output noise and dynamic range performance.

#### 9.3.4 High-Frequency Pulse-Width Modulator (PWM)

The PWM converts the PCM input data into a switched signal of varying duty cycle. The PWM modulator is an advanced design with high bandwidth, low noise, low distortion, and excellent stability. The output switching rate is synchronous to the serial audio-clock input and is programmed through  $l^2C$  to be between 8x and 48x the input-sample rate. The option to switch at high frequency allows the use of smaller and lower cost external filtering components. Table 3 lists the switch frequency options for bits 4 through 6 in the miscellaneous control 2 register (address 0x02).

INPUT SAMPLE RATE		BIT 6:4 SETTINGS				
	000	001	010 to 100	101	110	111
44.1 kHz	352.8 kHz	441 kHz	RESERVED	1.68 MHz	1.94 MHz	2.12 MHz
48 kHz	384 kHz	480 kHz	RESERVED	1.82 MHz	2.11 MHz	Not supported
96 kHz	384 kHz	480 kHz	RESERVED	1.82 MHz	2.11 MHz	Not supported

#### **Table 3. Output Switch Frequency Option**

#### 9.3.5 Gate Drive

The gate driver accepts the low-voltage PWM signal and level shifts it to drive a high-current, full-bridge, power-FET stage. The device uses proprietary techniques to optimize EMI and audio performance.

The gate-driver power-supply voltage, GVDD, is internally generated and a decoupling capacitor is connected at pin 9 and pin 10.

The full H-bridge output stages use only NMOS transistors. Therefore, bootstrap capacitors are required for the proper operation of the high side NMOS transistors. A  $1-\mu$ F ceramic capacitor of quality X7R or better, rated for at least 16 V, must be connected from each output to the corresponding bootstrap input (see the application circuit diagram in Figure 79). The bootstrap capacitors connected between the BST pins and corresponding output function as a floating power supply for the high-side N-channel power MOSFET gate drive circuitry. During each high-side switching cycle, the bootstrap capacitors hold the gate-to-source voltage high keeping the high-side MOSFETs turned on.

#### 9.3.6 Power FETs

The BTL output for each channel comprises four N-channel 90-mΩ FETs for high efficiency and maximum power transfer to the load. These FETs are designed to handle the fast switching frequency and large voltage transients during load dump.

#### 9.3.7 Load Diagnostics

The device incorporates both DC-load and AC-load diagnostics which are used to determine the status of the load. The DC diagnostics are turned on by default but if a fast startup without diagnostics is required the DC diagnostics can be bypassed through I<sup>2</sup>C. The DC diagnostics runs when any channel is directed to leave the Hi-Z state and enter the MUTE or PLAY state. The DC diagnostics can also be enabled manually to run on any or all channels even if the other channels are playing audio. DC Diagnostics can be started from any operating

Copyright © 2016–2017, Texas Instruments Incorporated

#### TAS6424-Q1 SLOS870B – SEPTEMBER 2016 – REVISED OCTOBER 2017

TEXAS INSTRUMENTS

www.ti.com

condition but if the channel is in play state then the time to complete the diagnostic is longer because the device must ramp down the audio signal of that channel before transitioning to the Hi-Z state. The DC diagnostics are available as soon as the device supplies are within the recommended operating range. The DC diagnostics do not rely on the audio input clocks to be available to function. DC Diagnostic results are reported for each channel separately through the I<sup>2</sup>C registers.

#### 9.3.7.1 DC Load Diagnostics

The DC load diagnostics are used to verify the load connected. The DC diagnostics consists of four tests: shortto-power (S2P), short-to-ground (S2G), open-load (OL), and shorted-load (SL). The S2P and S2G tests trigger if the impedance to GND or a power rail is below that specified in the *Specifications* section. The diagnostic detects a short to vehicle battery even when the supply is boosted. The SL test has an I<sup>2</sup>C-configurable threshold depending on the expected load to be connected. Because the speakers connected to each channel might be different, each channel can be assigned a unique threshold value. The OL test reports if the select channel has a load impedance greater than the limits in the *Specifications* section.

OL Maximum	Open Load		Open Load Detected
OL Minimum		Open Load (OL) Detection Threshold	Normal or Open Load May Be Detected
SL Maximum	Normal L	oad	Play Mode
SL Minimum	$\bigcirc$	Shorted Load (SL) Detection Threshold	Normal or Shorted Load May Be Detected
	Shorted Loa	ad	Shorted Load Detected

Figure 40. DC Load Diagnostic Reporting Thresholds

#### 9.3.7.2 Line Output Diagnostics

The device also includes an optional test to detect a line-output load. A line-output load is a high-impedance load that is above the open-load (OL) threshold such that the DC-load diagnostics report an OL condition. After an OL condition is detected on a channel, if the line output detection bit is also set, the channel checks if a line-output load is present as well. This test is not pop free, so if an external amplifier is connected it should be muted.

### 9.3.7.3 AC Load Diagnostics

The AC load diagnostic is used to determine the proper connection of a capacitively coupled speaker or tweeter when used with a passive crossover. The AC load diagnostic is controlled through I<sup>2</sup>C. The AC diagnostics requires an external input signal and reports the approximate load impedance and phase. The selected signal frequency should create current flow through the desired speaker for proper detection. If multiple channels must be tested, the diagnostics should be run in series. The AC load-diagnostic test procedure is as follows.

For load-impedance detection, use the following test procedure:

- 1. Set the channels to be tested into the Hi-Z state.
- 2. Set the AC\_DIAGS\_LOOPBACK bit (bit 7 in register 0x16) to 0.
- 3. Apply a full-scale input signal from the DSP for the tested channels with the desired frequency (recommended 10 kHz to 20 kHz).

NOTE

The device ramps the signal up and down automatically to prevent pops and clicks.

4. Set the device into the AC diagnostic mode (set bits 3:0 in register 0x15 to 1 for CH1 to CH4, set bit 3 in register 0x15 to 1, and set bit 1 in register 0x15 to 1 for PBTL12 and PBTL34).

5. Read back the AC impedance (register 0x17 through register 0x1A).

When the test is complete the channel reporting register indicates the status change from the AC diagnostic mode to the Hi-Z state. The detected impedance is stored in the appropriate I<sup>2</sup>C register.

For loopback delay detection, use the following test procedure for either BTL mode or PBTL mode:

- BTL mode
  - 1. Set the AC\_DIAGS\_LOOPBACK bit (bit 7 in register 0x16) to 1 to enable AC loopback mode.
  - Apply a 0-dBFS 19K signal and enable AC load diagnostics. CH1 and CH2 reuse the AC sensing loop of CH1 (set bit 3 in register 0x15 to 1). CH3, CH4 reuse the AC sensing loop of CH3 (set bit 1 in register 0x15 to 1)
  - 3. Read back the AC\_LDG\_PHASE1 value (register 0x1B and register 0x1C).

When the test is complete, the channel reporting register indicates the status change from the AC diagnostic mode to the Hi-Z state. The detected impedance is stored in the appropriate  $I^2C$  register.

- PBTL mode
  - 1. Set the AC\_DIAGS\_LOOPBACK bit (bit 7 in register 0x16) to 1 to enable AC loopback mode.
  - 2. Set the PBTL CH12 and PBTL CH34 bits (bits 5 and 4 in register 0x00) to 0 without toggling SDz pin to enter BTL mode only for load diagnostics.
  - Apply a 0-dBFS 19K signal and enable AC load diagnostics. For PBTL\_12, enable the AC sensing loop of CH1 (set bit 3 in register 0x15 to 1). For PBTL\_34, enable the AC sensing loop of CH3 (set bit 1 in register 0x15 to 1).
  - 4. Read back the AC\_LDG\_PHASE1 (register 0x1B and register 0x1C).
  - 5. Set the PBTL CH12 and PBTL CH34 bits (bits 5 and 4 in register 0x00) to 1 to go back to PBTL mode for load diagnostics.

SETTING	GAIN AT 19 kHz	I(A)	MEASUREMENT RANGE ( $\Omega$ )	MAPPING FROM CODE TO MAGNITUDE (Ω/Code)
Gain = 4, I = 10 mA (recommended)	4.28	0.01	12	0.05832
Gain = 4, I = 19 mA	4.28	0.019	6	0.0307
Gain = 1, I = 10 mA (recommended)	1	0.01	48	0.2496
Gain = 1, I = 19 mA	1	0.019	24	0.1314

#### Table 4. AC Impedance Code to Magnitude

#### 9.3.8 Protection and Monitoring

#### 9.3.8.1 Overcurrent Limit (I<sub>LIMIT</sub>)

The overcurrent limit terminates each PWM pulse to limit the output current flow when the current limit ( $I_{LIMIT}$ ) is exceeded. Power is limited but operation continues without disruption and prevents undesired shutdown for transient music events.  $I_{LIMIT}$  is not reported as a fault condition to either registers or the FAULT pin. Each channel is independently monitored and limited. The two programable levels can be set by bit 4 in the miscellaneous control 1 register (address 0x01).

#### **9.3.8.2** Overcurrent Shutdown (I<sub>SD</sub>)

If the output load current reaches  $I_{SD}$ , such as an output short to GND, then a peak current limit occurs which shuts down the channel. The time to shutdown the channel varies depending on the severity of th<u>e</u> short condition. The affected channel is placed into the Hi-Z state, the fault is reported to the register, and the FAULT pin is asserted. If the diagnostics are enabled then the device automatically starts diagnostics on the channel and, if no load failure is found, the device restarts. If a load fault is found the device continues to rerun the diagnostics once per second. Because this hiccup mode is using the diagnostics, no high current is created. If the diagnostics are disabled the device sets the state for that channel to Hi-Z and requires the MCU to take the appropriate action.

There are two programable levels that can be set by bit 4 in the miscellaneous control 1 register (address 0x01).



#### 9.3.8.3 DC Detect

This circuit detects a DC offset continuously during normal operation at the output of the amplifier. If the DC offset exceeds the threshold, that channel is placed in the Hi-Z state, the fault is reported to the I<sup>2</sup>C register, and the FAULT pin is asserted. A register bit can be used to mask reporting to the FAULT pin if needed.

#### 9.3.8.4 Clip Detect

The clip detect is reported on the WARN pin if 100% duty-cycle PWM if reached for a minimum of 20 cycles. If any channel is clipping, the clipping is reported to the pin. The clip detect is latched and can be cleared by  $I^2C$ . Masking the clip reporting to the pin is possible through  $I^2C$ .

#### 9.3.8.5 Global Overtemperature Warning (OTW), Overtemperature Shutdown (OTSD)

Four overtemperature warning levels are available in the device that can be selected (see the *Register Maps* section for thresholds). When the junction temperature exceeds the warning level, the WARN pin is asserted unless the mask bit has been set to disable reporting. The device <u>functions</u> until the OTSD value is reached at which point all channels are placed in the Hi-Z state and the FAULT pin is asserted. When the junction temperature returns to normal levels, the device automatically recovers and places all channels into the state indicated by the register settings.

#### 9.3.8.6 Channel Overtemperature Warning [OTW(i)] and Shutdown [OTSD(i)]

In addition to the global OTW, each channel also has an individual overtemperature warning and shutdown. If a channel exceeds the OTW(i) threshold, the warning register bit is set as the WARN pin is asserted unless the mask bit has been set to disable reporting. If the channel temperature exceeds the OTSD(i) threshold then that channel goes to the Hi-Z state until the temperature drops below the OTW(i) threshold at which point the channel goes to the state indicated by the state control register.

#### 9.3.8.7 Undervoltage (UV) and Power-On-Reset (POR)

The undervoltage (UV) protection detects low voltages on the PVDD and VBAT pins. In the event of an UV condition, the FAULT pin is asserted and the I<sup>2</sup>C register is updated. A power-on reset (POR) on the VDD pin causes the I<sup>2</sup>C to goes to the high-impedance (Hi-<u>Z) state</u> and all registers are reset to default values. At power-on or after a POR event, the POR warning bit and WARN pin are asserted.

#### 9.3.8.8 Overvoltage (OV) and Load Dump

The overvoltage (OV) protection detects high voltages on the PVDD pin. If the PVDD pin reaches the OV threshold, the FAULT pin is asserted and the I<sup>2</sup>C register is updated. The device can withstand 40-V load-dump voltage spikes.

#### 9.3.9 Power Supply

The device has three power supply inputs, VDD, PVDD, and VBAT, which are described as follows:

- **VDD** This pin is a 3.3-V supply pin that provides power to the low voltage circuitry.
- **VBAT** This pin is a higher voltage supply that can be connected to the vehicle battery or the regulated voltage rail in a boosted system within the recommended limits. For best performance, this rail should be 10 V or higher. See the *Recommended Operating Conditions* table for the maximum supply voltage. This supply rail is used for higher voltage analog circuits but not the output FETs.
- **PVDD** This pin is a high-voltage supply that can either be connected to the vehicle battery or to another voltage rail in a boosted system. The PVDD pin supplies the power to the output FETs and can be within the recommended operating limits, even if that is below the VBAT supply, to allow for dynamic voltage systems.

Several on-chip regulators are included generating the voltages necessary for the internal circuitry. The external pins are provided only for bypass capacitors to filter the supply and should not be used to power other circuits.

The device can withstand fortuitous open ground and power conditions within the absolute maximum ratings for the device. Fortuitous open ground usually occurs when a speaker wire is shorted to ground, allowing for a second ground path through the body diode in the output FETs.



#### 9.3.9.1 Vehicle-Battery Power-Supply Sequence

The device can accept any sequence of the VBAT, PVDD and VDD supply.

In a typical system, the VBAT and PVDD supplies are both connected to the vehicle battery and power up at the same time. The VDD supply should be applied after the VBAT and PVDD supplies are within the recommended operating range. When removing power from the device, TI recommends to deassert the VDD supply first then the VBAT, PVDD, or both supplies which provides the lowest click and pop performance.

#### 9.3.9.2 Boosted Power-Supply Sequence

In this case, the VBAT and PVDD inputs are not connected to the same supply.

When powering up, apply the VBAT supply first, the VDD supply second, and the PVDD supply last.

When powering down, remove the PVDD supply first, the VDD supply second, and the VBAT supply last.

#### 9.3.10 Hardware Control Pins

The device has four pins for control and device status: FAULT, MUTE, WARN, and STANDBY.

#### 9.3.10.1 FAULT

The FAULT pin reports faults and is active low under any of the following conditions:

- Any channel faults (overcurrent or DC detection)
- Overtemperature shutdown
- Overvoltage or undervoltage conditions on the VBAT or PVDD pins
- Clock errors
  - The FAULT pin is deactivated when none of the previously listed conditions exist.

Register bits are available to mask fault categories from reporting to the FAULT pin. These bits only mask the setting of the pin and do not affect the register reporting or protection of the device. By default all faults are reported to the pin. See the *Register Maps* section for a description of the mask settings.

This pin is an open-drain output with an internal 100-k $\Omega$  pullup resistor to VDD.

#### 9.3.10.2 WARN

This active-low output pin reports audio clipping, overtemperature warnings, and POR events.

Clipping is reported if any channel is at the maximum modulation for 20 consecutive PWM clocks which results in a 10-µs delay to report the onset of clipping. The warning bit is sticky and can be cleared by the CLEAR FAULT bit (bit 7) in register 0x21.

An overtemperature warning (OTW) is reported if the general temperature or any of the channel temperature warnings are set. The warning temperature can be set through bits 5 and 6 in register 0x01.

Register bits are available to mask either clipping or OTW reporting to the pin. These bits only mask the setting of the pin and do not affect the register reporting. By default both clipping and OTW are reported.

The WARN pin is latched and can be cleared by writing the CLEAR FAULT bit (bit 7) in register 0x21.

This pin is an open-drain output with an internal 100-k $\Omega$  pullup resistor to VDD.

#### 9.3.10.3 MUTE

This active-low input pin is used for hardware control of the mute and unmute function for all channels.

This pin has a 100-k $\Omega$  internal pulldown resistor.

#### 9.3.10.4 STANDBY

When this active-low input pin is asserted, the device goes into shutdown and current draw is limited. This pin can be used to shut down the device rapidly. The outputs are ramped down in less than <u>5 ms if the</u> device is not already in the Hi-Z state. The I<sup>2</sup>C bus goes into the high-impedance (Hi-Z) state when in STANDBY.

This pin has a 100-k $\Omega$  internal pulldown resistor.

Copyright © 2016–2017, Texas Instruments Incorporated

#### 9.4 Device Functional Modes

#### 9.4.1 Operating Modes and Faults

The operating modes and faults are listed in the following tables.

#### Table 5. Operating Modes

STATE NAME	TE NAME OUTPUT FETS OSCILLATOR		l <sup>2</sup> C
STANDBY	Hi-Z	Stopped	Stopped
Hi-Z	Hi-Z	Active	Active
MUTE	Switching at 50%	Active	Active
PLAY	Switching with audio	Active	Active

#### **Table 6. Global Faults and Actions**

FAULT/ EVENT	FAULT/EVENT CATEGORY	MONITORING MODES	REPORTING METHOD	ACTION RESULT
POR		All	I <sup>2</sup> C + WARN pin	Standby
VBAT UV				
PVDD UV	Voltage fault	Hi-Z, mute, normal	I <sup>2</sup> C + FAULT pin	Hi-Z
VBAT or PVDD OV				
OTW	Thermal warning	Hi-Z, mute, normal	I <sup>2</sup> C + WARN pin	None
OTSD	Thermal shutdown	Hi-Z, mute, normal	I <sup>2</sup> C + FAULT pin	Hi-Z

#### Table 7. Channel Faults and Actions

FAULT/ EVENT	FAULT/EVENT CATEGORY	MONITORING MODES	REPORTING METHOD	ACTION TYPE
Clipping	Warning		WARN pin	None
Overcurrent limiting	Protection	Muto and play	WARN pin	Current limit
Overcurrent fault	Output channel foult	Mute and play	I <sup>2</sup> C + FAULT pin	Hi-Z
DC detect	Output channel fault			ni-z

#### 9.5 Programming

#### 9.5.1 I<sup>2</sup>C Serial Communication Bus

The device communicates with the system processor through the  $I^2C$  serial communication bus as an  $I^2C$  slaveonly device. The processor can poll the device through  $I^2C$  to determine the operating status, configure settings, or run diagnostics. For a complete list and description of all  $I^2C$  controls, see the *Register Maps* section.

The device includes two  $I^2C$  address pins, so up to four devices can be used together in a system with no additional bus switching hardware. The  $I^2C$  ADDRx pins set the slave address of the device as listed in Table 8.

Table	8.	l <sup>2</sup> C	Addresses
-------	----	------------------	-----------


DESCRIPTION	I <sup>2</sup> C ADDR1	I <sup>2</sup> C ADDR0	I <sup>2</sup> C Write	I <sup>2</sup> C Read
Device 0	0	0	0xD4	0xD5
Device 1	0	1	0xD6	0xD7
Device 2	1	0	0xD8	0xD9
Device 3	1	1	0xDA	0xDB

#### 9.5.2 I<sup>2</sup>C Bus Protocol

The device has a bidirectional serial-control interface that is compatible with the Inter IC (I<sup>2</sup>C) bus protocol and supports 100-kbps and 400-kbps data transfer rates for random and sequential write and read operations. The TAS6424-Q1 device is a slave-only device that does not support a multimaster bus environment or wait-state insertion. The control interface is used to program the registers of the device and to read device status.



The I<sup>2</sup>C bus uses two signals, SDA (data) and SCL (clock), to communicate between integrated circuits in a system. Data is transferred on the bus serially, one bit at a time. The address and data are transferred in byte (8bit) format with the most-significant bit (MSB) transferred first. In addition, each byte transferred on the bus is acknowledged by the receiving device with an acknowledge bit. Each transfer operation begins with the master device driving a start condition on the bus and ends with the master device driving a stop condition on the bus. The bus uses transitions on the data terminal (SDA) while the clock is HIGH to indicate a start and stop conditions. A HIGH-to-LOW transition on SDA indicates a start, and a LOW-to-HIGH transition indicates a stop. Normal data bit transitions must occur within the low time of the clock period. The master generates the 7-bit slave address and the read/write (R/W) bit to open communication with another device and then wait for an acknowledge condition. The device holds SDA LOW during the acknowledge-clock period to indicate an acknowledgment. When this occurs, the master transmits the next byte of the sequence. Each device is addressed by a unique 7-bit slave address plus a R/W bit (1 byte). All compatible devices share the same signals via a bidirectional bus using a wired-AND connection. An external pullup resistor must be used for the SDA and SCL signals to set the HIGH level for the bus. The number of bytes that can be transmitted between start and stop conditions is unlimited. When the last word transfers, the master generates a stop condition to release the bus.






Figure 42. SCL and SDA Timing

Use the I<sup>2</sup>C ADDRx pins to program the device slave address. Read and write data can be transmitted using single-byte or multiple-byte data transfers.

#### 9.5.3 Random Write

As shown in Figure 43, a single-byte data-write transfer begins with the master device transmitting a start condition followed by the I<sup>2</sup>C device address and the R/W bit. The R/W bit determines the direction of the data transfer. For a write data transfer, the R/W bit is a 0. After receiving the correct I<sup>2</sup>C device address and the R/W bit, the device responds with an acknowledge bit. Next, the master transmits the address byte or bytes corresponding to the internal memory address being accessed. After receiving the data byte, the device again responds with an acknowledge bit. Next, the master device transmits the data byte to be written to the memory address being accessed. After receiving the data byte to be written to the memory address being accessed. After receiving the data byte, the device again responds with an acknowledge bit. Finally, the master device transmits a stop condition to complete the single-byte data-write transfer.

Texas Instruments

www.ti.com




Figure 43. Random Write Transfer

#### 9.5.4 Sequential Write

A sequential data-write transfer is identical to a single-byte data-write transfer except that multiple data bytes are transmitted by the master to the device as shown in Figure 44. After receiving each data byte, the device responds with an acknowledge bit and the l<sup>2</sup>C subaddress is automatically incremented by one.




Figure 44. Sequential Write Transfer

#### 9.5.5 Random Read

As shown in Figure 45, a single-byte data-read transfer begins with the master device transmitting a start condition followed by the I<sup>2</sup>C device address and the R/W bit. For the data-read transfer, both a write followed by a read occur. Initially, a write occurs to transfer the address byte or bytes of the internal memory address to be read. As a result, the R/W bit is a 0. After receiving the address and the R/W bit, the device responds with an acknowledge bit. In addition, after sending the internal memory address byte or bytes, the master device transmits another start condition followed by the address and the R/W bit again. This time the R/W bit is a 1, indicating a read transfer. After receiving the address and the R/W bit, the device again responds with an acknowledge bit. Next, the device transmits the data byte from the memory address being read. After receiving the data byte, the master device transmits a not-acknowledge followed by a stop condition to complete the single-byte data-read transfer.





Figure 45. Random Read Transfer

#### 9.5.6 Sequential Read

A sequential data-read transfer is identical to a single-byte data-read transfer except that multiple data bytes are transmitted by the device to the master device as shown in Figure 46. Except for the last data byte, the master device responds with an acknowledge bit after receiving each data byte and automatically increments the I<sup>2</sup>C subaddress by one. After receiving the last data byte, the master device transmits a not-acknowledge bit followed by a stop condition to complete the transfer.









## 9.6 Register Maps

Address	Туре	Register Description	Section
0x00	R/W	Mode control	Go
0x01	R/W	Miscellaneous control 1	Go
0x02	R/W	Miscellaneous control 2	Go
0x03	R/W	SAP control (serial audio-port control)	Go
0x04	R/W	Channel state control	Go
0x05	R/W	Channel 1 volume control	Go
0x06	R/W	Channel 2 volume control	Go
0x07	R/W	Channel 3 volume control	Go
0x08	R/W	Channel 4 volume control	Go
0x09	R/W	DC diagnostic control 1	Go
0x0A	R/W	DC diagnostic control 2	Go
0x0B	R/W	DC diagnostic control 3I	Go
0x0C	R	DC load diagnostic report 1 (channels 1 and 2)	Go
0x0D	R	DC load diagnostic report 2 (channels 3 and 4)	Go
0x0E	R	DC load diagnostic report 3—line output	Go
0x0F	R	Channel state reporting	Go
0x10	R	Channel faults (overcurrent, DC detection)	Go
0x11	R	Global faults 1	Go
0x12	R	Global faults 2	Go
0x13	R	Warnings	Go
0x14	R/W	Pin control	Go
0x15	R/W	AC load diagnostic control 1	Go
0x16	R/W	AC load diagnostic control 2	Go
0x17	R	AC load diagnostic report channel 1	Go
0x18	R	AC load diagnostic report channel 2	Go
0x19	R	AC load diagnostic report channels 3	Go
0x1A	R	AC load diagnostic report channels 4	Go
0x1B	R	AC load diagnostic phase report high	Go
0x1C	R	AC load diagnostic phase report low	Go
0x1D	R	AC load diagnostic STI report high	Go
0x1E	R	AC load diagnostic STI report low	Go
0x1F	R	RESERVED	
0x20	R	RESERVED	
0x21	R/W	Miscellaneous control 3	Go
0x22	R/W	Clip control	Go
0x23	R/W	Clip window	Go
0x24	R/W	Clip warning	Go
0x25	R/W	ILIMIT status	Go
0x26	R/W	Miscellaneous control 4	Go
0x27	R	RESERVED	
0x28	R/W	RESERVED	

## Table 9. I<sup>2</sup>C Address Register Definitions



#### 9.6.1 Mode Control Register (address = 0x00) [default = 0x00]

The Mode Control register is shown in Figure 47 and described in Table 10.

7	6	5	4	3	2	1	0
RESET	RESERVED	PBTL CH34	PBTL CH12	CH1 LO MODE	CH2 LO MODE	CH3 LO MODE	CH4 LO MODE
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

#### Figure 47. Mode Control Register

#### Table 10. Mode Control Field Descriptions

Bit	Field	Туре	Reset	Description
7	RESET	R/W	0	0: Normal operation 1: Resets the device
6	RESERVED	R/W	0	RESERVED
5	PBTL CH34	R/W	0	0: Channels 3 and 4 are in BTL mode 1: Channels 3 and 4 are in parallel BTL mode
4	PBTL CH12	R/W	0	0: Channels 1 and 2 are in BTL mode 1: Channels 1 and 2 are in parallel BTL mode
3	CH1 LO MODE	R/W	0	0: Channel 1 is in normal/speaker mode 1: Channel 1 is in line output mode
2	CH2 LO MODE	R/W	0	0: Channel 2 is in normal/speaker mode 1: Channel 2 is in line output mode
1	CH3 LO MODE	R/W	0	0: Channel 3 is in normal/speaker mode 1: Channel 3 is in line output mode
0	CH4 LO MODE	R/W	0	0: Channel 4 is in normal/speaker mode 1: Channel 4 is in line output mode

#### 9.6.2 Miscellaneous Control 1 Register (address = 0x01) [default = 0x32]

The Miscellaneous Control 1 register is shown in Figure 48 and described in Table 11.

#### Figure 48. Miscellaneous Control 1 Register

7	6	5	4	3	2	1	0
HPF BYPASS	OTW CO	NTROL	OC CONTROL	VOLUN	/IE RATE	GA	AIN
R/W-0	R/W	-01	R/W-1	R/\	N-00	R/W	V-10

#### Table 11. Misc Control 1 Field Descriptions

Bit	Field	Туре	Reset	Description
7	HPF BYPASS	R/W	0	0: High pass filter eneabled 1: High pass filter disabled
6–5	OTW CONTROL	R/W	01	<ul> <li>00: Global overtemperature warning set to 140°C</li> <li>01: Global overtemperature warning set to 130C</li> <li>10: Global overtemperature warning set to 120°C</li> <li>11: Global overtemperature warning set to 110°C</li> </ul>
4	OC CONTROL	R/W	1	0: Overcurrent is level 1 1: Overcurrent is level 2
3–2	VOLUME RATE	R/W	00	<ul> <li>00: Volume update rate is 1 step / FSYNC</li> <li>01: Volume update rate is 1 step / 2 FSYNCs</li> <li>10: Volume update rate is 1 step / 4 FSYNCs</li> <li>11: Volume update rate is 1 step / 8 FSYNCs</li> </ul>

Bit	Field	Туре	Reset	Description
1–0	GAIN	R/W	10	00: Gain level 1 = 7.6-V peak output voltage
				01: Gain Level 2 = 15-V peak output voltage
				10: Gain Level 3 = 21-V peak output voltage
				11: Gain Level 4 = 29-V peak output voltage

#### Table 11. Misc Control 1 Field Descriptions (continued)

#### 9.6.3 Miscellaneous Control 2 Register (address = 0x02) [default = 0x62]

The Miscellaneous Control 2 register is shown in Figure 49 and described in Table 12.

#### Figure 49. Miscellaneous Control 2 Register

7	6	5	4	3	2	1	0
RESERVED	ED PWM FREQUENCY			RESERVED	SDM_OSR	OUTPUT	PHASE
R/W-110				R/W-0	R/W	-10	

Bit	Field	Туре	Reset	Description
7	RESERVED			0
6-4	PWM FREQUENCY	R/W	110	$\begin{array}{l} 000: \ 8 \ \times \ f_S \ (352.8 \ \text{kHz} \ / \ 384 \ \text{kHz}) \\ 001: \ 10 \ \times \ f_S \ (441 \ \text{kHz} \ / \ 480 \ \text{kHz}) \\ 010: \ \text{RESERVED} \\ 011: \ \text{RESERVED} \\ 100: \ \text{RESERVED} \\ 100: \ \text{RESERVED} \\ 101: \ 38 \ \times \ f_S \ (1.68 \ \text{MHz} \ / \ 1.82 \ \text{MHz}) \\ \textbf{110: } \ \textbf{44} \ \times \ \textbf{f}_S \ (1.68 \ \text{MHz} \ / \ \textbf{2.11 \ MHz}) \\ \textbf{111: } \ 48 \ \times \ f_S \ (2.12 \ \text{MHz} \ / \ \text{not supported}) \end{array}$
3	RESERVED		0	0
2	SDM_OSR	R/W	0	0: 64x OSR 1: 128x OSR
1–0	OUTPUT PHASE	R/W	10	<ul> <li>00: 0 degrees output-phase switching offset</li> <li>01: 30 degrees output-phase switching offset</li> <li>10: 45 degrees output-phase switching offset</li> <li>11: 60 degrees output-phase switching offset</li> </ul>

#### Table 12. Misc Control 2 Field Descriptions

#### 9.6.4 SAP Control (Serial Audio-Port Control) Register (address = 0x03) [default = 0x04]

The SAP Control (serial audio-port control) register is shown in Figure 50 and described in Table 13.

#### Figure 50. SAP Control Register

7	6	5	4	3	2	1	0
INPUT SAM	IPLING RATE	8 Ch TDM SLOT SELECT	TDM SLOT SIZE	TDM SLOT SELECT 2		INPUT FORMAT	
R/\	W-00	R/W-0	R/W-0	R/W-0		R/W-100	

#### **Table 13. SAP Control Field Descriptions**

Bit	Field	Туре	Reset	Description
7–6	INPUT SAMPLING RATE	R/W	00	00: 44.1 kHz
				01: 48 kHz
				10: 96 kHz
				11: RESERVED



Bit	Field	Туре	Reset	Description
5	8 Ch TDM SLOT SELECT	R/W	0	0: First four TDM slots 1: Last four TDM slots
4	TDM SLOT SIZE	R/W	0	<b>0: TDM slot size is 24-bit or 32-bit</b> 1: TDM slot size is 16-bit
3	TDM SLOT SELECT 2	R/W	0	0: Normal 1: swap channel 1/2 with channel 3/4
2–0	INPUT FORMAT	R/W	100	<ul> <li>000: 24-bit right justified</li> <li>001: 20-bit right justified</li> <li>010: 18-bit right justified</li> <li>011: 16-bit right justified</li> <li>100: I<sup>2</sup>S (16-bit or 24-bit)</li> <li>101: Left justified (16-bit or 24-bit)</li> <li>110: TDM mode (16-bit or 24-bit)</li> <li>111: RESERVED</li> </ul>

### Table 13. SAP Control Field Descriptions (continued)

#### 9.6.5 Channel State Control Register (address = 0x04) [default = 0x55]

The Channel State Control register is shown in Figure 51 and described in Table 14.

#### Figure 51. Channel State Control Register

7	6	5	4	3	2	1	0	
CH1 STATE	CH1 STATE CONTROL		CH2 STATE CONTROL		CH3 STATE CONTROL		CH4 STATE CONTROL	
R/W-01		R/W	R/W-01		N-01	R/W	/-01	

Bit	Field	Туре	Reset	Description
7–6	CH1 STATE CONTROL	R/W	01	00: PLAY
				01: Hi-Z
				10: MUTE
				11: DC load diagnostics
5–4	CH2 STATE CONTROL	R/W	01	00: PLAY
				01: Hi-Z
				10: MUTE
				11: DC load diagnostics
3–2	CH3 STATE CONTROL	R/W	01	00: PLAY
				01: Hi-Z
				10: MUTE
				11: DC load diagnostics
1–0	CH4 STATE CONTROL	R/W	01	00: PLAY
				01: Hi-Z
				10: MUTE
				11: DC load diagnostics

#### Table 14. Channel State Control Field Descriptions

#### 9.6.6 Channel 1 Through 4 Volume Control Registers (address = 0x05–0x088) [default = 0xCF]

The Channel 1 Through 4 Volume Control registers are shown in Figure 52 and described in Table 15.

SLOS870B-SEPTEMBER 2016-REVISED OCTOBER 2017

7	6	5	4	3	2	1	0		
CH x VOLUME									
R/W-CF									

Figure 52. Channel x Volume Control Register

#### Table 15. Ch x Volume Control Field Descriptions

Bit	Field	Туре	Reset	Description
7–0	CH x VOLUME	R/W	CF	8-Bit Volume Control for each channel, register address for Ch1 is 0x05, Ch2 is 0x06, Ch3 is 0x07 and Ch4 is 0x08, 0.5 dB/step: 0xFF: 24 dB <b>0xCF: 0 dB</b> 0x07: -100 dB < 0x07: MUTE

#### 9.6.7 DC Load Diagnostic Control 1 Register (address = 0x09) [default = 0x00]

The DC Diagnostic Control 1 register is shown in Figure 53 and described in Table 16.

#### Figure 53. DC Load Diagnostic Control 1 Register

7	6	5	4	3	2	1	0
DC LDG ABORT	2x_RAMP	2x_SETTLE		RESERVED		LDG LO ENABLE	LDG BYPASS
R/W-0	R/W-0	R/W-0				R/W-0	R/W-0

#### Table 16. DC Load Diagnostics Control 1 Field Descriptions

Bit	Field	Туре	Reset	Description		
7	DC LDG ABORT	R/W	0	<ul><li>0: Default state, clear after abort</li><li>1: Aborts the load diagnostics in progress</li></ul>		
6	2x_RAMP	R/W	0	0: Normal ramp time 1: Double ramp time		
5	2x_SETTLE	R/W	0	0: Normal Settle time 1: Double setling time		
4–2	RESERVED		0	0		
1	LDG LO ENABLE	R/W	0	<b>0: Line output diagnostics are disabled</b> 1: Line output diagnostics are enabled		
0	LDG BYPASS	R/W	0	<ul> <li>0: Automatic diagnostics when leaving Hi-Z and after channel fault</li> <li>1: Diagnostics are not run automatically</li> </ul>		

#### 9.6.8 DC Load Diagnostic Control 2 Register (address = 0x0A) [default = 0x11]

The DC Diagnostic Control 2 register is shown in Figure 54 and described in Table 17.

#### Figure 54. DC Load Diagnostic Control 2 Register

7	6	5	4	3	2	1	0
	CH1 DC	LDG SL		CH2 DC LDG SL			
	R/W-0	0001			R/W-	0001	



Bit	Field	Туре	Reset	Description
7–4	CH1 DC LDG SL	R/W	0001	DC load diagnostics shorted-load threshold
				0000: 0.5 Ω
				0001: 1 Ω
				0010: 1.5 Ω
				1001: 5 Ω
3–0	CH2 DC LDG SL	R/W	0001	DC load diagnostics shorted-load threshold
				0000: 0.5 Ω
				0001: 1 Ω
				0010: 1.5 Ω
				1001: 5 Ω

## Table 17. DC Load Diagnostics Control 2 Field Descriptions

## 9.6.9 DC Load Diagnostic Control 3 Register (address = 0x0B) [default = 0x11]

The DC Diagnostic Control 3 register is shown in Figure 55 and described in Table 18.

## Figure 55. DC Load Diagnostic Control 3 Register

7	6	5	4	3	2	1	0	
	CH3 DC	LDG SL		CH4 DC LDG SL				
	R/W-0001				R/W-	0001		

## Table 18. DC Load Diagnostics Control 3 Field Descriptions

Bit	Field	Туре	Reset	Description
7–4	CH3 DC LDG SL	R/W	0001	DC load diagnostics shorted-load threshold
				0000: 0.5 Ω
				0001: 1 Ω
				0010: 1.5 Ω
				1001: 5 Ω
3–0	CH4 DC LDG SL	R/W	0001	DC load diagnostics shorted-load threshold
				0000: 0.5 Ω
				0001: 1 Ω
				0010: 1.5 Ω
				1001: 5 Ω

## 9.6.10 DC Load Diagnostic Report 1 Register (address = 0x0C) [default = 0x00]

DC Load Diagnostic Report 1 register is shown in Figure 56 and described in Table 19.

## Figure 56. DC Load Diagnostic Report 1 Register

7	6	5	4	3	2	1	0
CH1 S2G	CH1 S2P	CH1 OL	CH1 SL	CH2 S2G	CH2 S2P	CH2 OL	CH2 SL
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0

Bit	Field	Туре	Reset	Description				
7	CH1 S2G	R	0	0: No short-to-GND detected 1: Short-To-GND Detected				
6	CH1 S2P	R	0	0: No short-to-power detected 1: Short-to-power detected				
5	CH1 OL	R	0	0: No open load detected 1: Open load detected				
4	CH1 SL	R	0	0: No shorted load detected 1: Shorted load detected				
3	CH2 S2G	R	0	0: No short-to-GND detected 1: Short-to-GND detected				
2	CH2 S2P	R	0	0: No short-to-power detected 1: Short-to-power detected				
1	CH2 OL	R	0	0: No open load detected 1: Open load detected				
0	CH2 SL	R	0	0: No shorted load detected 1: Shorted load detected				

## Table 19. DC Load Diagnostics Report 1 Field Descriptions

## 9.6.11 DC Load Diagnostic Report 2 Register (address = 0x0D) [default = 0x00]

The DC Load Diagnostic Report 2 register is shown in Figure 57 and described in Table 20.

## Figure 57. DC Load Diagnostic Report 2 Register

7	6	5	4	3	2	1	0
CH3 S2G	CH3 S2P	CH3 OL	CH3 SL	CH4 S2G	CH4 S2P	CH4 OL	CH4 SL
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0

## Table 20. DC Load Diagnostics Report 2 Field Descriptions

Bit	Field	Туре	Reset	Description
7	CH3 S2G	R	0	0: No short-to-GND detected 1: Short-to-GND detected
6	CH3 S2P	R	0	0: No short-to-power detected 1: Short-to-power detected
5	CH3 OL	R	0	0: No open load detected 1: Open load detected
4	CH3 SL	R	0	0: No shorted load detected 1: Shorted load detected
3	CH4 S2G	R	0	0: No short-to-GND detected 1: Short-to-GND detected
2	CH4 S2P	R	0	0: No short-to-power detected 1: Short-to-power detected
1	CH4 OL	R	0	0: No open load detected 1: Open load detected
0	CH4 SL	R	0	0: No shorted load detected 1: Shorted load detected



www.ti.com



## 9.6.12 DC Load Diagnostics Report 3—Line Output—Register (address = 0x0E) [default = 0x00]

The DC Load Diagnostic Report, Line Output, register is shown in Figure 58 and described in Table 21.

## Figure 58. DC Load Diagnostics Report 3—Line Output—Register

7	6	5	4	3	2	1	0
	RESERVED			CH1 LO LDG	CH2 LO LDG	CH3 LO LDG	CH4 LO LDG
				R-0	R-0	R-0	R-0

#### Table 21. DC Load Diagnostics Report 3—Line Output—Field Descriptions

Bit	Field	Туре	Reset	Description
7–4	RESERVED			0
3	CH1 LO LDG	R	0	0: No line output detected on channel 1 1: Line output detected on channel 1
2	CH2 LO LDG	R	0	0: No line output detected on channel 2 1: Line output detected on channel 2
1	CH3 LO LDG	R	0	<b>0: No line output detected on channel 3</b> 1: Line output detected on channel 3
0	CH4 LO LDG	R	0	0: No line output detected on channel 4 1: Line output detected on channel 3

## 9.6.13 Channel State Reporting Register (address = 0x0F) [default = 0x55]

The Channel State Reporting register is shown in Figure 59 and described in Table 22.

## Figure 59. Channel State-Reporting Register

7	6	5	4	3	2	1	0
CH1 ST/	CH1 STATE REPORT CH2 STA		E REPORT	CH3 STAT	E REPORT	CH3 STAT	E REPORT
	R-01	R	-01	R-	01	R-	01

Bit	Field	Туре	Reset	Description
7–6	CH1 STATE REPORT	R	01	00: PLAY
				01: Hi-Z
				10: MUTE
				11: DC load diagnostics
5–4	CH2 STATE REPORT	R	01	00: PLAY
				01: Hi-Z
				10: MUTE
				11: DC load diagnostics
3–2	CH3 STATE REPORT	R	01	00: PLAY
				01: Hi-Z
				10: MUTE
				11: DC load diagnostics
1–0	CH4 STATE REPORT	R	01	00: PLAY
				01: Hi-Z
				10: MUTE
				11: DC load diagnostics

#### Table 22. State-Reporting Field Descriptions

STRUMENTS

EXAS

## 9.6.14 Channel Faults (Overcurrent, DC Detection) Register (address = 0x10) [default = 0x00]

The Channel Faults (overcurrent, DC detection) register is shown in Figure 60 and described in Table 23.

7	6	5	4	3	2	1	0
CH1 OC	CH2 OC	CH3 OC	CH4 OC	CH1 DC	CH2 DC	CH3 DC	CH4 DC
R-0							

### Figure 60. Channel Faults Register

#### Table 23. Channel Faults Field Descriptions

Bit	Field	Туре	Reset	Description
7	CH1 OC	R	0	0: No overcurrent fault detected 1: Overcurrent fault detected
6	CH2 OC	R	0	0: No overcurrent fault detected 1: Overcurrent fault detected
5	CH3 OC	R	0	0: No overcurrent fault detected 1: Overcurrent fault detected
4	CH4 OC	R	0	<b>0: No overcurrent fault detected</b> 1: Overcurrent fault detected
3	CH1 DC	R	0	0: No DC fault detected 1: DC fault detected
2	CH2 DC	R	0	0: No DC fault detected 1: DC fault detected
1	CH3 DC	R	0	0: No DC fault detected 1: Overcurrent fault detected
0	CH4 DC	R	0	0: No DC fault detected 1: Overcurrent fault detected

## 9.6.15 Global Faults 1 Register (address = 0x11) [default = 0x00]

The Global Faults 1 register is shown in Figure 61 and described in Table 24.

## Figure 61. Global Faults 1 Register

7	6	5	4	3	2	1	0
	RESERVED		INVALID CLOCK	PVDD OV	VBAT OV	PVDD UV	VBAT UV
		R-0	R-0	R-0	R-0	R-0	

#### Table 24. Global Faults 1 Field Descriptions

Bit	Field	Туре	Reset	Description
7–5	RESERVED		0	0
4	INVALID CLOCK	R	0	0: No clock fault detected 1: Clock fault detected
3	PVDD OV	R	0	0: No PVDD overvoltage fault detected 1: PVDD overvoltage fault detected
2	VBAT OV	R	0	0: No VBAT overvoltage fault detected 1: VBAT overvoltage fault detected
1	PVDD UV	R	0	0: No PVDD undervoltage fault detected 1: PVDD undervoltage fault detected



#### TAS6424-Q1 SLOS870B – SEPTEMBER 2016 – REVISED OCTOBER 2017

## Table 24. Global Faults 1 Field Descriptions (continued)

Bit	Field	Туре	Reset	Description
0	VBAT UV	R	0	0: No VBAT undervoltage fault detected
				1: VBAT undervoltage fault detected

## 9.6.16 Global Faults 2 Register (address = 0x12) [default = 0x00]

The Global Faults 2 register is shown in Figure 62 and described in Table 25.

#### Figure 62. Global Faults 2 Register

7	6	6 5		3	2	1	0
	RESERVED		OTSD	CH1 OTSD	CH2 OTSD	CH3 OTSD	CH4 OTSD
			R-0	R-0	R-0	R-0	R-0

#### Table 25. Global Faults 2 Field Descriptions

Bit	Field	Туре	Reset	Description
7–5	RESERVED			0
4	OTSD	R	0	<ul><li>0: No global overtemperature shutdown</li><li>1: Global overtemperature shutdown</li></ul>
3	CH1 OTSD	R	0	0: No overtemperature shutdown on Ch1 1: Overtemperature shutdown on Ch1
2	CH2 OTSD	R	0	<b>0: No overtemperature shutdown on Ch2</b> 1: Overtemperature shutdown on Ch2
1	CH3 OTSD	R	0	<b>0: No overtemperature shutdown on Ch4</b> 1: Overtemperature shutdown on Ch4
0	CH4 OTSD	R	0	<b>0: No overtemperature shutdown on Ch4</b> 1: Overtemperature shutdown on Ch4

## 9.6.17 Warnings Register (address = 0x13) [default = 0x20]

The Warnings register is shown in Figure 63 and described in Table 26.

#### Figure 63. Warnings Register

7	6	5	4	3	2	1	0
RESE	RESERVED		OTW	OTW CH1	OTW CH2	OTW CH3	OTW CH4
		R-0	R-0	R-0	R-0	R-0	R-0

## Table 26. Warnings Field Descriptions

Bit	Field	Туре	Reset	Description
7 -6	RESERVED		00	0
5	VDD POR	R	0	0: No VDD POR has occurred 1 VDD POR occurred
4	отw	R	0	<b>0: No global overtemperature warning</b> 1: Global overtemperature warning
3	OTW CH1	R	0	<b>0: No overtemperature warning on channel 1</b> 1: Overtemperature warning on channel 1
2	OTW CH2	R	0	<b>0: No overtemperature warning on channel 2</b> 1: Overtemperature warning on channel 2

TAS6424-Q1 SLOS870B – SEPTEMBER 2016 – REVISED OCTOBER 2017

www.ti.com

Bit	Field	Туре	Reset	Description
1	OTW CH4	R	0	0: No overtemperature warning on channel 4
				1: Overtemperature warning on channel 4
0	OTW CH4	R	0	0: No overtemperature warning on channel 4
				1: Overtemperature warning on channel 4

## Table 26. Warnings Field Descriptions (continued)

## 9.6.18 Pin Control Register (address = 0x14) [default = 0xFF]

The Pin Control register is shown in Figure 64 and described in Table 27.

#### Figure 64. Pin Control Register

7	6	5	4	3	2	1	0
MASK OC	MASK OTSD	MASK UV	MASK OV	MASK DC	MASK ILIMIT	MASK CLIP	MASK OTW
R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1

## **Table 27. Pin Control Field Descriptions**

Bit	Field	Туре	Reset	Description
7	MASK OC	R/W	1	0: Do not report overcurrent faults on the FAULT pin 1: Report overcurrent faults on the FAULT Pin
6	MASK OTSD	R/W	1	0: Do not report overtemperature faults on the FAULT pin 1: Report overtemperature faults on the FAULT pin
5	MASK UV	R/W	1	0: Do not report overvoltage faults on the FAULT pin 1: Report overvoltage faults on the FAULT pin
4	MASK OV	R/W	1	0: Do not report undervoltage faults on the FAULT pin 1: Report undervoltage faults on the FAULT pin
3	MASK DC	R/W	1	0: Do not report DC faults on the FAULT pin 1: Report DC faults on the FAULT pin
2	MASK ILIMIT	R/W	1	0: Do not report Ilimit on the FAULT pin 1: Report Ilimit on the FAULT pin
1	MASK CLIP	R/W	1	0: Do not report clipping on the WARN pin 1: Report clipping on the WARN pin
0	MASK OTW	R/W	1	0: Do not report overtemperature warnings on the WARN pin 1: Report overtemperature warnings on the WARN pin

## 9.6.19 AC Load Diagnostic Control 1 Register (address = 0x15) [default = 0x00]

The AC Load Diagnostic Control 1 register is shown in Figure 65 and described in Table 28.

#### Figure 65. AC Load Diagnostic Control 1 Register

7	6	5	4	3	2	1	0
CH1 GAIN	RESERVED	CH3 GAIN	RESERVED	CH1 ENABLE	CH2 ENABLE	CH3 ENABLE	CH4 ENABLE
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

#### Table 28. AC Load Diagnostic Control 1 Field Descriptions

Bit	Field	Туре	Reset	Description
7	CH1, CH2, PBTL12: GAIN	R/W	0	0: Gain 1
				1: Gain 4
6	RESERVED	R/W	0	0



## Table 28. AC Load Diagnostic Control 1 Field Descriptions (continued)

Bit	Field	Туре	Reset	Description
5	CH3, CH4, PBTL34: GAIN	R/W	0	0: Gain 1
				1: Gain 4
4	RESERVED	R/W	0	0
3	CH1 ENABLE	R/W	0	0: AC diagnostics disabled
				1: Enable AC diagnostics
2	CH2 ENABLE	R/W	0	0: AC diagnostics disabled
				1: Enable AC diagnostics
1	CH3 ENABLE	R/W	0	0: AC diagnostics disabled
				1: Enable AC diagnostics
0	CH4 ENABLE	R/W	0	0: AC diagnostics disabled
				1: Enable AC diagnostics

## 9.6.20 AC Load Diagnostic Control 2 Register (address = 0x16) [default = 0x00]

The AC Load Diagnostic Control 1 register is shown in Figure 65 and described in Table 28.

#### Figure 66. AC Load Diagnostic Control 2 Register

7	6	5	4	3 2		1 0	
AC_DIAGS_LO OPBACK			AC TIMING	AC CU	RRENT	RESE	RVED
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

#### Table 29. AC Load Diagnostic Control 2 Field Descriptions

Bit	Field	Туре	Reset	Description
7	AC_DIAGS_LOOPBACK	R/W	0	0: disable AC Diag loopback 1: Enable AC Diag loopback
6-5	RESERVED	R/W	00	00
4	AC TIMING	R/W	0	0: 32 Cycles 1: 64 Cycles
3-2	AC CURRENT	R/W	00	00: 10mA 01: 19 mA 10: RESERVED 11: RESERVED
1-0	RESERVED	R/W	00	00

## 9.6.21 AC Load Diagnostic Impedance Report Ch1 through CH4 Registers (address = 0x17–0x1A) [default = 0x00]

The AC Load Diagnostic Report Ch1 through CH4 registers are shown in Figure 67 and described in Table 30.

## Figure 67. AC Load Diagnostic Impedance Report Chx Register

7	6	5	4	3	2	1	0
			CHx IMP	EDANCE			
			R-	00			

Bit	Field	Туре	Reset	Description
7–0	CH x IMPEDANCE	R	00	8-bit AC-load diagnostic report for each channel with a step size of 0.2496 $\Omega$ /bit (control by register 0x15 and register 0x16) <b>0x00: 0</b> $\Omega$ 0x01: 0.2496 $\Omega$  0xFF: 63.65 $\Omega$

#### Table 30. Chx AC LDG Impedance Report Field Descriptions

## 9.6.22 AC Load Diagnostic Phase Report High Register (address = 0x1B) [default = 0x00]

The AC Load Diagnostic Phase High value registers are shown in Figure 68 and described in Table 31.

#### Figure 68. AC Load Diagnostic (LDG) Phase High Report Register

7	6	5	4	3	2	1	0
			AC Pha	ise High			
			D	-00			

#### Table 31. AC LDG Phase High Report Field Descriptions

Bit	Field	Туре	Reset	Description
7–0	AC Phase High	R	00	Bit 15:8

#### 9.6.23 AC Load Diagnostic Phase Report Low Register (address = 0x1C) [default = 0x00]

The AC Load Diagnostic Phase Low value registers are shown in Figure 69 and described in Table 32.

#### Figure 69. AC Load Diagnostic (LDG) Phase Low Report Register

7	6	5	4	3	2	1	0
AC Phase Low							
			R-	00			

#### Table 32. AC LDG Phase Low Report Field Descriptions

	Bit	Field	Туре	Reset	Description
7	7–0	AC Phase Low	R	00	Bit 7:0

#### 9.6.24 AC Load Diagnostic STI Report High Register (address = 0x1D) [default = 0x00]

The AC Load Diagnostic STI High value registers are shown in Figure 70 and described in Table 33.

#### Figure 70. AC Load Diagnostic (LDG) STI High Report Register

7	6	5	4	3	2	1	0
			AC ST	ГI High			
			R-	-00			

#### Table 33. AC LDG STI High Report Field Descriptions

Bit	Field	Туре	Reset	Description
7–0	AC STI High	R	00	Bit 15:8

### 9.6.25 AC Load Diagnostic STI Report Low Register (address = 0x1C) [default = 0x00]

The AC Load Diagnostic STI Low value registers are shown in Figure 67 and described in Table 34.



### Figure 71. AC Load Diagnostic (LDG) STI Low Report Register

7 6 5 4 3 2 1 0									
AC STI Low									
R-00									
	Та	able 34. Chx A	C LDG STI L	ow Report Fie	eld Descriptio	ns			

Bit	Field	Туре	Reset	Description
7–0	AC STI Low	R	00	Bit 7:0

#### 9.6.26 Miscellaneous Control 3 Register (address = 0x21) [default = 0x00]

The Miscellaneous Control 3 register is shown in Figure 73 and described in Table 35.

#### Figure 72. Miscellaneous Control 3 Register

7	6	5	4	3	2	1	0
CLEAR FAULT	PBTL_CH_SEL	MASK ILIMIT WARNING	RESERVED	OTSD AUTO RECOVERY		RESERVED	
R/W-0	R/W-0	R/W-0	R/W-1	R/W-0			

#### Table 35. Misc Control 3 Field Descriptions

Bit	Field	Туре	Reset	Description
7	CLEAR FAULT	R/W	0	0: Normal operation 1: Clear fault
6	PBTL_CH_SEL	R/W	0	0: PBTL normal signal source 1: PBTL flip signal source
5	MASK ILIMIT WARNING	R/W	0	0: Report ILIMIT on the WARN pin 1: Do not report ILIMIT on the WARN pin
4	RESERVED	R/W	0	0
3	OTSD AUTO RECOVERY	R/W	0	<b>0:</b> Report overtemperature faults on the FAULT pin 0: Automatic temperature protection recovery. Do not report overtemperature faults on the FAULT pin
2–0	RESERVED		0	0

#### 9.6.27 Clip Control Register (address = 0x22) [default = 0x01]

The Clip Detect register is shown in Figure 73 and described in Table 36.

## Figure 73. Clip Control Register

7	6	5	4	3	2	1	0
			RESERVED				CLIPDET_EN
							R/W-1

## **Table 36. Clip Control Field Descriptions**

Bit	Field	Туре	Reset	Description
7-1	RESERVED			0
0	CLIPDET_EN	R/W	1	0: Clip detect disable 1: Clip Detect Enable

## 9.6.28 Clip Window Register (address = 0x23) [default = 0x14]

The Clip Window register is shown in Figure 74 and described in Table 37.

TAS6424-Q1 SLOS870B – SEPTEMBER 2016 – REVISED OCTOBER 2017

Figure 74. Clip Window Register	re 74. Clip Window Registe	er
---------------------------------	----------------------------	----

7	6	5	4	3	2	1	0			
	CLIP_WINDOW_SEL[7:1]									
			R/W-00	0001110						

## Table 37. Clip Window Field Descriptions

Bit	Field	Туре	Reset	Description
7-0	CLIP_WINDOW_SEL[7:1]	R/W	00010100	0000000
				0000001
				0000010
				00000011
				00000100
				00000101
				00000110
				00000111
				00001000
				00001001
				00001010
				00001110
				00010100

## 9.6.29 Clip Warning Register (address = 0x24) [default = 0x00]

The Clip Window register is shown in Figure 75 and described in Table 38.

## Figure 75. Clip Warning Register

7	6	5	4	3	2	1	0
	RESERVED				CH4_CLIP	CH2_CLIP	CH1_CLIP
					R-0	R-0	R-0

## Table 38. Clip Warning Field Descriptions

Bit	Field	Туре	Reset	Description
7-4	RESERVED		0	0
3	CH4_CLIP	R	0	0: No Clip Detect 1: Clip Detect
2	CH3_CLIP	R	0	0: No Clip Detect 1: Clip Detect
1	CH2_CLIP	R	0	0: No Clip Detect 1: Clip Detect
0	CH1_CLIP	R	0	0: No Clip Detect 1: Clip Detect

## 9.6.30 ILIMIT Status Register (address = 0x25) [default = 0x00]

The ILIMIT Status register is shown in Figure 76 and described in Table 39.

## Figure 76. ILIMIT Status Register

7	6	5	4	3	2	1	0
RESERVED				CH4_ILIMIT_W ARN	CH3_ILIMIT_W ARN	CH2_ILIMIT_W ARN	CH1_ILIMIT_W ARN
				R-0	R-0	R-0	R-0



www.ti.com



## Table 39. ILIMIT Status Field Descriptions

Bit	Field	Туре	Reset	Description
7	RESERVED		0	0
6	RESERVED		0	0
5	RESERVED		0	0
4	RESERVED		0	0
3	CH4_ILIMIT_WARN	R	0	0: No ILIMIT 1: ILIMIT Warning
2	CH3_ILIMIT_WARN	R	0	0: No ILIMIT 1: ILIMIT Warning
1	CH2_ILIMIT_WARN	R	0	0: No ILIMIT 1: ILIMIT Warning
0	CH1_ILIMIT_WARN	R	0	0: No ILIMIT 1: ILIMIT Warning

## 9.6.31 Miscellaneous Control 4 Register (address = 0x26) [default = 0x40]

The Miscellaneous Control 4 register is shown in Figure 77 and described in Table 40.

## Figure 77. Miscellaneous Control 4 Register

7	6	5	4	3	2	1	0
		RESERVED	HPF_CORNER[2:0]				
		R/W-00000			R/W-000		

## Table 40. Misc Control 4 Field Descriptions

Bit	Field	Туре	Reset	Description
7-3	RESERVED	R/W	01000	01000: DEFAULT
2-0	HPF_CORNER[2:0]	R/W	000	000: 3.7 Hz
				001: 7.4 Hz
				010: 15 Hz
				011: 30 Hz
				100: 59 Hz
				101: 118 Hz
				110: 235 Hz
				111: 463 Hz



## **10** Application and Implementation

### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## **10.1** Application Information

The TAS6424-Q1 is a four-channel class-D digital-input audio-amplifier design for use in automotive head units and external amplifier modules. The TAS6424-Q1 incorporates the necessary functionality to perform in demanding OEM applications.

#### 10.1.1 AM-Radio Band Avoidance

AM-radio frequency interference can be avoided by setting the switching frequency of the device above the AM band. The switching frequency options available are 38  $f_s$ , 44  $f_s$ , and 48  $f_s$ . If the switch frequency cannot be set above the AM band, then use the two options of 8  $f_s$  and 10  $f_s$ . These options should be changed to avoid AM active channels.

## 10.1.2 Parallel BTL Operation (PBTL)

The device can drive more current-paralleling BTL channels on the load side of the LC output filter. For parallel operation, the parallel BTL mode, PBTL, must be used and the paralleled channels must have the same state in the state control register. If the two states are not aligned the device reports a fault condition.

To set the requested channels to PBTL mode the device must be in standby mode for the commands to take effect.

A load diagnostic is supported for PBTL channels. Paralleling on the device side of the LC output filter is not supported.

#### 10.1.3 Demodulation Filter Design

The amplifier outputs are driven by high-current LDMOS transistors in an H-bridge configuration. These transistors are either fully off or fully on. The result is a square-wave output signal with a duty cycle that is proportional to the amplitude of the audio signal. An LC demodulation filter is used to recover the audio signal. The filter attenuates the high-frequency components of the output signals that are out of the audio band. The design of the demodulation filter significantly affects the audio performance of the power amplifier. Therefore, to meet the system THD+N requirements, the selection of the inductors used in the output filter should be carefully considered.

#### **10.1.4** Line Driver Applications

In many automotive audio applications, the same head unit must drive either a speaker (with several ohms of impedance) or an external amplifier input (with several kiloohms of impedance). The design is capable of supporting both applications and has special line-drive gain and diagnostics. Coupled with the high switching frequency, the device is well suited for this type of application. Set the desired channel in line driver mode through I<sup>2</sup>C register 0x00, the externally connected amplifier must have a differential impedance from 600  $\Omega$  to 4.7 k $\Omega$  for the DC line diagnostic to detect the connected external amplifier. Figure 78 shows the recommended external amplifier input configuration.



## **Application Information (continued)**





Figure 78. External Amplifier Input Configuration for Line Driver

## **10.2 Typical Applications**

#### 10.2.1 BTL Application

Figure 79 shows the schematic of a typical 4-channel solution for a head-unit application.

## **Typical Applications (continued)**







#### **Typical Applications (continued)**

#### 10.2.1.1 Design Requirements

Use the following requirements for this design:

- This head-unit example is focused on the smallest solution size for 4 × 50-W output power into 2  $\Omega$  with a battery supply of 14.4 V.
- The switching frequency is set above the AM-band with 44 times the input sample rate of 48 kHz which results in a frequency of 2.11 MHz.
- The selection of a 2.11-MHz switch frequency enables the use of a small output inductor value of 3.3 µH which leads to a very small solution size.

#### 10.2.1.2 Power Supplies

The TAS6424-Q1 requires three power supplies. The PVDD supply is the high-current supply in the recommended supply range. The VBAT supply is lower current supply that must be in the recommended supply range. The PVDD and VBAT pins can be connected to the same supply if the recommended supply range for VBAT is maintained. The VDD supply is the 3.3-Vdc logic supply and must be maintained in the tolerance as shown in the *Recommended Operating Conditions* table.

#### 10.2.1.3 Communication

All communications to the TAS6424-Q1 are through the  $I^2C$  protocol. A system controller can communicate with the device through the SDA pins and SCL pins. The TAS6424-Q1 is an  $I^2C$  slave device and requires a master. The device cannot generate an  $I^2C$  clock or initiate a transaction. The maximum clock speed accepted by the device is 400 kHz. If multiple TAS6424-Q1 devices are on the same  $I^2C$  bus, the  $I^2C$  address must be different for each device. Up to four TAS6424-Q1 devices can be on the same  $I^2C$  bus.

The I<sup>2</sup>C bus is shared internally.

#### NOTE

Complete any internal operations, such as load diagnostics, before reading the registers for the results.

#### 10.2.1.4 Detailed Design Procedure

#### 10.2.1.4.1 Hardware Design

Use the following procedure for the hardware design:

- Determine the input format. The input format can be either I<sup>2</sup>S or TDM mode. The mode determines the correct pin connections and the I<sup>2</sup>C register settings.
- Determine the power output that is required into the load. The power requirement determines the required power-supply voltage and current. The output reconstruction-filter components that are required are also driven by the output power.
- With the requirements, adjust the typical application schematic in Figure 79 for the input connections.

#### 10.2.1.4.2 Digital Input and the Serial Audio Port

The TAS6424-Q1 device supports four different digital input formats which are: I<sup>2</sup>S, Right Justified, Left Justified, and TDM mode. Depending on the format, the device can support 16-, 18-, 20-, 24-, and 32-bit data. The supported frequencies are 96 kHz, 48 kHz, and 44.1 kHz. Please see Table 13 for the I<sup>2</sup>C register, SAP Control, for the complete matrix to set up the serial audio port.



#### Typical Applications (continued)

#### NOTE


Bits 3, 4, and 5 in this register are ignored in all input formats except for TDM. Setting up all the control registers to the system requirements should be done before the device is placed in Mute mode or Play mode. After the registers are setup, use bit 7 in register 0x21 to clear any faults. Then read the fault registers to make sure no faults are present. When no faults are present, use register 0x04 to place the device properly into play mode.

#### 10.2.1.4.3 Bootstrap Capacitors

The bootstrap capacitors provide the gate-drive voltage of the upper N-channel FET. These capacitors must be sized appropriately for the system specification. A special condition can occur where the bootstrap may sag if the capacitor is not sized accordingly. The special condition is just below clipping where the PWM is slightly less than 100% duty cycle with sustained low-frequency signals. Changing the bootstrap capacitor value to 2.2  $\mu$ F for driving subwoofers that require frequencies below 30 Hz may be necessary.

#### 10.2.1.4.4 Output Reconstruction Filter

The output FETs drive the amplifier outputs in an H-Bridge configuration. These transistors are either fully off or fully on. The result is a square-wave output signal with a duty cycle that is proportional to the amplitude of the audio signal. The amplifier outputs require a reconstruction filter that comprises a series inductor and a capacitor to ground on each output, generally called an LC filter. The LC filter attenuates the PWM frequency and reduces electromagnetic emissions, allowing the reconstructed audio signal to pass to the speakers. refer to the *Class-D LC Filter Design*, (SLOA119) for a detailed description of proper component description and design of the LC filter based upon the specified load and frequency response. The recommended low-pass cutoff frequency of the LC filter is dependent on the selected switching frequency. The low-pass cutoff frequency can be as high as 100 kHz for a PWM frequency of 2.1 MHz. At a PWM frequency of 384 kHz the low-pass cutoff frequency should be less than 40 kHz. Certain specifications must be understood for a proper inductor. The inductance value is given at zero current, but the TAS6424-Q1 device will have current. Use the inductance versus current curve for the inductor to make sure the inductance does not drop below 2  $\mu$ H (for f<sub>SW</sub> = 2.1 MHz) at the maximum current provided by the system design. The DCR of the inductor directly affects the output power of the system design. The low- and for a 2- $\Omega$  system is 20 to 25 m $\Omega$ .



#### 10.2.1.5 Application Curves

## 10.2.2 PBTL Application

Figure 82 shows a schematic of a typical 2-channel solution for a head unit or external amplifier application where high power into 2  $\Omega$  is required.




## **Typical Applications (continued)**

To operate in PBTL mode the output stage must be paralleled according to the schematic in Figure 82. The device can operate in a mix of PBTL and BTL mode. This application can be set up for 3 channels, with one channel in PBTL mode and two channels in BTL mode. The device does not support a parallel configuration all four channels for a one-channel amplifier.

PVDD Input

## **Typical Applications (continued)**



Copyright © 2016, Texas Instruments Incorporated





## **Typical Applications (continued)**


#### 10.2.2.1 Design Requirements

Use the following requirements for this design:

- This head-unit example is focused on the smallest solution size for 2 times 50-W output power into 2  $\Omega$  with a battery supply of 14.4 V
- The switching frequency is set above the AM-band with 44 times the input sample rate of 48 kHz which results in a frequency of 2.11 MHz.
- The selection of a 2.11-MHz switch frequency enables the use of a small output inductor value of 3.3  $\mu$ H which leads to a very small solution size.

#### 10.2.2.1.1 Detailed Design Procedure

As a starting point, refer to the *Detailed Design Procedure* section for the BTL application. PBTL mode requires schematic changes in the output stage as shown in Figure 82. The other required changes include setting up the I<sup>2</sup>C registers correctly (see Table 13) and selecting which frame or channel to use on each output. Bit 6 in register 0x21 controls the frame selection.



#### 10.2.2.2 Application Curves

## **11 Power Supply Recommendations**

The TAS6424-Q1 requires three power supplies. The PVDD supply is the high-current supply in the recommended supply range. The VBAT supply is lower current supply that must be in the recommended supply range. The PVDD and VBAT pins can be connected to the same supply if the recommended supply range for VBAT is maintained. The VDD supply is the 3.3-Vdc logic supply and must be maintained in the tolerance as shown in the *Recommended Operating Conditions* table.

## 12 Layout

#### 12.1 Layout Guidelines

The pinout of the TAS6424-Q1 was selected to provide flowthrough layout with all high-power connections on the right side, and all low-power signals and supply decoupling on the left side.

Figure 85 shows the area for the components in the application example (see the *Typical Applications* section).

The TAS6424-Q1 EVM uses a four-layer PCB. The copper thickness was selected as 70  $\mu$ m to optimize power loss.

Copyright © 2016–2017, Texas Instruments Incorporated



## Layout Guidelines (continued)

The small value of the output filter provides a small size and, in this case, the low height of the inductor enables double-sided mounting.

The EVM PCB shown in Figure 85 is the basis for the layout guidelines.

### 12.1.1 Electrical Connection of Thermal pad and Heat Sink

For the DKQ package, the heat sink connected to the thermal pad of the device should be connected to GND. The heat slug must not be connected to any other electrical node.

### 12.1.2 EMI Considerations

Automotive-level EMI performance depends on both careful integrated circuit design and good system-level design. Controlling sources of electromagnetic interference (EMI) was a major consideration in all aspects of the design. The design has minimal parasitic inductances because of the short leads on the package which reduces the EMI that results from current passing from the die to the system PCB. Each channel also operates at a different phase. The design also incorporates circuitry that optimizes output transitions that cause EMI.

For optimizing the EMI a solid ground layer plane is recommended, for a PCB design the fulfills the CISPR25 level 5 requirements, see the TAS6424-Q1 EVM layout.

#### 12.1.3 General Guidelines

The EVM layout is optimized for low noise and EMC performance.

The TAS6424-Q1 has an exposed thermal pad that is up, away from the PCB. The layout must consider an external heat sink.

Refer to Figure 85 for the following guidelines:

- A ground plane, *A*, on the same side as the device pins helps reduce EMI by providing a very-low loop impedance for the high-frequency switching current.
- The decoupling capacitors on PVDD, *B*, are very close to the device with the ground return close to the ground pins.
- The ground connections for the capacitors in the LC filter, *C*, have a direct path back to the device and also the ground return for each channel is the shared. This direct path allows for improved common mode EMI rejection.
- The traces from the output pins to the inductors, *D*, should have the shortest trace possible to allow for the smallest loop of large switching currents.
- Heat-sink mounting screws, *E*, should be close to the device to keep the loop short from the package to ground.
- Many vias, *F*, stitching together the ground planes can create a shield to isolate the amplifier and power supply.



## 12.2 Layout Example




Figure 85. EVM Layout

## **12.3 Thermal Considerations**

The thermally enhanced PowerPAD package has an exposed pad up for connection to a heat sink. The output power of any amplifier is determined by the thermal performance of the amplifier as well as limitations placed on it by the system, such as the ambient operating temperature. The heat sink absorbs heat from the TAS6424-Q1 and transfers it to the air. With proper thermal management this process can reach equilibrium and heat can be continually transferred from the device. Heat sinks can be smaller than that of classic linear amplifier design because of the excellent efficiency of class-D amplifiers. This device is intended for use with a heat sink, therefore,  $R_{\theta JC}$  will be used as the thermal resistance from junction to the exposed metal package. This resistance will dominate the thermal management, so other thermal transfers will not be considered. The thermal resistance of  $R_{\theta JA}$  (junction to ambient) is required to determine the full thermal solution. The thermal resistance is comprised of the following components:

- R<sub>θJC</sub> of the TAS6424-Q1
- Thermal resistance of the thermal interface material
- Thermal resistance of the heat sink

The thermal resistance of the thermal interface material can be determined from the manufacturer's value for the area thermal resistance (expressed in °C-mm<sup>2</sup>/W) and the area of the exposed metal package. For example, a typical, white, thermal grease with a 0.0254-mm (0.001-inch) thick layer is approximately 4.52°C-mm<sup>2</sup>/W. The TAS6424-Q1 in the DKQ package has an exposed area of 47.6 mm<sup>2</sup>. By dividing the area thermal resistance by the exposed metal area determines the thermal resistance for the thermal grease. The thermal resistance of the thermal grease is 0.094°C/W

Table 41 lists the modeling parameters for one device on a heat sink. The junction temperature is assumed to be 115°C while delivering and average power of 10 watts per channel into a 4- $\Omega$  load. The thermal-grease example previously described is used for the thermal interface material. Use Equation 1 to design the thermal system.

Copyright © 2016–2017, Texas Instruments Incorporated

## **Thermal Considerations (continued)**

 $R_{\theta JA} = R_{\theta JC}$  + thermal interface resistance + heat sink resistance

(1)

FXAS

**ISTRUMENTS** 

www.ti.com

#### Table 41. Thermal Modeling

Description	Value					
Ambient Temperature	25°C					
Average Power to load	40W (4x 10w)					
Power dissipation	8W (4x 2w)					
Junction Temperature	115°C					
$\Delta T$ inside package	5.6°C (0.7°C/W × 8W)					
$\Delta T$ through thermal interface material	0.75°C (0.094°C/W × 8W)					
Required heat sink thermal resistance	10.45°C/W ([115°C – 25°C – 5.6°C – 0.75°C] / 8W)					
System thermal resistance to ambient $R_{\theta JA}$	11.24°C/W					

## **13 Device and Documentation Support**

## **13.1 Documentation Support**

#### 13.1.1 Related Documentation

For related documentation see the following:

PurePath<sup>™</sup> Console 3 User Manual (SLOU408)

TAS6424-Q1 EVM User's Guide (SLOU453)

## 13.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

## 13.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E<sup>™</sup> Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

# **E2E Audio Amplifier Forum** *TI's Engineer-to-Engineer (E2E) Community for Audio Amplifiers.* Created to foster collaboration among engineers. Ask questions and receive answers in real-time.

#### 13.4 Trademarks

PowerPAD, PurePath, E2E are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

#### 13.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 13.6 Glossary

#### SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.



## 14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



10-May-2019

## PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TAS6424QDKQRQ1	ACTIVE	HSSOP	DKQ	56	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-40 to 125	TAS6424	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


## PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

## TAPE AND REEL INFORMATION





## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal
-----------------------------

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TAS6424QDKQRQ1	HSSOP	DKQ	56	1000	330.0	32.4	11.35	18.67	3.1	16.0	32.0	Q1

TEXAS INSTRUMENTS

www.ti.com

## PACKAGE MATERIALS INFORMATION

15-Dec-2017



\*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TAS6424QDKQRQ1	HSSOP	DKQ	56	1000	367.0	367.0	55.0

## **GENERIC PACKAGE VIEW**

## **DKQ 56**

# PowerPAD<sup>™</sup> SSOP - 2.34 mm max height

PLASTIC SMALL OUTLINE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.




# DKQ0056A

## **PACKAGE OUTLINE**

## PowerPAD<sup>™</sup> HSSOP - 2.475 mm max height

PLASTIC SMALL OUTLINE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. The exposed thermal pad is designed to be attached to an external heatsink.
- 6. For clamped heatsink design, refer to overall package height above the seating plane as 2.325 +/- 0.075 and molded body thickness dimension.




# DKQ0056A

# **EXAMPLE BOARD LAYOUT**

## PowerPAD<sup>™</sup> HSSOP - 2.475 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

7. Publication IPC-7351 may have alternate designs.

8. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

9. Size of metal pad may vary due to creepage requirement.




# DKQ0056A

# **EXAMPLE STENCIL DESIGN**

## PowerPAD<sup>™</sup> HSSOP - 2.475 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

11. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated