

1.2A DUAL HIGH-SPEED MOSFET DRIVERS

FEATURES

- Low Cost
- Latch-Up Protected: Will Withstand 500 mA Reverse Output Current
- High Peak Output Current 1.2A Peak

- Logic Input Threshold Independent of Supply Voltage
- Output Voltage Swing to Within 25mV of Ground or V_{DD}
- Low Output Impedance 8 Ω

APPLICATIONS

- Power MOSFET Drivers
- Switched Mode Power Supplies
- Pulse Transformer Drive
- Small Motor Controls
- Print Head Drive

PIN CONFIGURATIONS



FUNCTIONAL BLOCK DIAGRAM



GENERAL DESCRIPTION

The TC1426/27/28 are a family of 1.2A dual high-speed drivers. CMOS fabrication is used for low power consumption and high efficiency.

These devices are fabricated using an epitaxial layer to effectively short out the intrinsic parasitic transistor responsible for CMOS latch-up. They incorporate a number of other design and process refinements to increase their long-term reliability.

The TC1426 is compatible with the bipolar DS0026, but only draws 1/5 of the quiescent current. The TC1426/27/28 are also compatible with the TC426/27/28, but with 1.2A peak output current rather than the 1.5A of the TC426/27/28 devices.

Other compatible drivers are the TC4426/27/28 and the TC4426A/27A/28A. The TC4426/27/28 have the added feature that the inputs can withstand negative voltage up to 5V with diode protection circuits. The TC4426A/27A/28A have matched input to output leading edge and falling edge delays, tD1 and tD2, for processing short duration pulses in the 25 nanoseconds range. All of the above drivers are pin compatible.

The high-input impedance TC1426/27/28 drivers are CMOS/TTL input-compatible, do not require the speed-up needed by the bipolar devices, and can be directly driven by most PWM ICs.

This family of devices is available in inverting and noninverting versions. Specifications have been optimized to achieve low-cost and high-performance devices, well-suited for the high-volume manufacturer.

ORDERING INFORMATION

Part No.	Package	Temp. Range
TC1426COA	8-Pin SOIC	0°C to +70°C
TC1426CPA	8-Pin Plastic DIP	0°C to +70°C
TC1427COA	8-Pin SOIC	0°C to +70°C
TC1427CPA	8-Pin Plastic DIP	0°C to +70°C
TC1428COA	8-Pin SOIC	0°C to +70°C
TC1428CPA	8-Pin Plastic DIP	0°C to +70°C

ABSOLUTE MAXIMUM RATINGS*

Power	Dissipation	$(T_A \le 70^\circ C)$

730W
470 mW
8 mW/°C
4 mW/°C
18V
to (GND – 0.3V)
0°C to +70°C
40°C to +85°C

Maximum Chip Temperature	+150°C
Storage Temperature	+65°C to +150°C
Lead Temperature (Soldering ,10 sec)	+300°C

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS: $T_A = 25^{\circ}C$ with $4.5V \le V_{DD}^+ \le 16V$ unless otherwise specified.

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
Input			1		1	1
VIH		Logic 1, Input Voltage	3			V
V _{IL}		Logic 0, Input Voltage	—		0.8	V
I _{IN}	Input Current	$0V \leq V_{IN} \leq V_{DD}$	- 1		1	μA
Output					1	1
V _{OH}	High Output Voltage	Test Figures 1 and 2	V _{DD} -0.025		_	V
V _{OL}	Low Output Voltage	Test Figures 1 and 2	—		0.025	V
R _O	Output Resistance	$V_{\rm IN} = 0.8V,$	_	12	18	Ω
		$V_{IN} = 3V,$ $V_{IN} = 3V,$ $I_{OUT} = 10 \text{ mA}, V_{DD} = 16V$	_	8	12	
I _{PK}	Peak Output Current		—	1.2	_	A
I	Latch-Up Current	Withstand Reverse Current	> 500		_	mA
Switching	Time (Note 1)					
t _R	Rise Time	Test Figures 1 and 2	_		35	nsec
t _F	Fall Time	Test Figures 1 and 2	—		25	nsec
t _{D1}	Delay Time	Test Figures 1 and 2	_		75	nsec
t _{D2}	Delay Time	Test Figures 1 and 2	—		75	nsec
Power Sup	oply		·			
I _S	Power Supply Current	$V_{IN} = 3V$ (Both Inputs) $V_{IN} = 0V$ (Both Inputs)		_	9 0.5	mA

Note: 1. Switching times guaranteed by design.

www.DataSheet4U.com

ELECTRICAL CHARACTERISTICS: Over operating temperature range with $4.5V \le V_{DD} + \le 16V$ unless otherwise specified

Demonstern					
Parameter	Test Conditions	Min	Тур	Max	Unit
				1	
Logic 1, Input Voltage		3	—	—	V
Logic 0, Input Voltage		_	—	0.8	V
Input Current	$0V \leq V_{IN} \leq V_{DD}$	- 10	—	10	μΑ
				1	
High Output Voltage	Test Figures 1 and 2	$V_{DD} - 0.025$		_	V
Low Output Voltage	Test Figures 1 and 2	_		0.025	V
Output Resistance	V _{IN} = 0.8V, I _{OUT} = 10mA, V _{DD} = 16V	-	15	23	Ω
	V _{IN} = 3V, I _{OUT} = 10mA, V _{DD} = 16V	_	10	18	
Latch-Up Current	Withstand Reverse Current	> 500		_	mA
Time (Note 1)		·			
Rise Time	Test Figures 1 and 2			60	nsec
Fall Time	Test Figures 1 and 2			40	nsec
Delay Time	Test Figures 1 and 2			125	nsec
Delay Time	Test Figures 1 and 2			125	nsec
ply		I		1	
Power Supply Current	V _{IN} = 3V (Both Inputs)	—	_	13	mA
	V _{IN} = 0V (Both Inputs)		—	0.7	
	Parameter Logic 1, Input Voltage Logic 0, Input Voltage Input Current High Output Voltage Low Output Voltage Output Resistance Latch-Up Current Time (Note 1) Rise Time Fall Time Delay Time Delay Time Power Supply Current	ParameterTest ConditionsLogic 1, Input VoltageLogic 0, Input VoltageInput Current $0V \le V_{IN} \le V_{DD}$ High Output VoltageTest Figures 1 and 2Low Output VoltageTest Figures 1 and 2Output Resistance $V_{IN} = 0.8V$, $I_{OUT} = 10mA, V_{DD} = 16V$ $V_{IN} = 3V$, $I_{OUT} = 10mA, V_{DD} = 16V$ Latch-Up CurrentWithstand Reverse CurrentTime (Note 1)Test Figures 1 and 2Rise TimeTest Figures 1 and 2Delay TimeTest Figures 1 and 2Delay TimeTest Figures 1 and 2Power Supply Current $V_{IN} = 3V$ (Both Inputs) $V_{IN} = 0V$ (Both Inputs)	ParameterTest ConditionsMinLogic 1, Input Voltage3Logic 0, Input Voltage—Input Current $0V \le V_{IN} \le V_{DD}$ High Output VoltageTest Figures 1 and 2Vumber VoltageTest Figures 1 and 2Output VoltageTest Figures 1 and 2Output Resistance $V_{IN} = 0.8V$, $I_{OUT} = 10mA, V_{DD} = 16V$ VIN = 3V, $I_{OUT} = 10mA, V_{DD} = 16V$ —Vin = 3V, $I_{OUT} = 10mA, V_{DD} = 16V$ —Eatch-Up CurrentWithstand Reverse CurrentVist Figures 1 and 2—Fall TimeTest Figures 1 and 2Delay TimeDelay TimeDelay TimeDelay TimeDelay TimeDelay TimeDelay TimeDelay Time <td>ParameterTest ConditionsMinTypLogic 1, Input Voltage3Logic 0, Input Voltage$$-Input Current$0V \le V_{IN} \le V_{DD}$$-10$High Output VoltageTest Figures 1 and 2$$Unput VoltageTest Figures 1 and 2$$Output VoltageTest Figures 1 and 2$$Output Resistance$V_{IN} = 0.8V$, $I_{OUT} = 10mA, V_{DD} = 16V$$$$V_{IN} = 3V$, $I_{OUT} = 10mA, V_{DD} = 16V$$$10Latch-Up CurrentWithstand Reverse Current> 500$$FineTest Figures 1 and 2$$$$Fall TimeTest Figures 1 and 2$$$$Delay TimeTest Figures 1 and 2$$$$</td> <td>ParameterTest ConditionsMinTypMaxLogic 1, Input Voltage3Logic 0, Input Voltage0.8Input Current$0V \le V_{IN} \le V_{DD}$-10-High Output VoltageTest Figures 1 and 2$V_{DD} - 0.025$-Low Output VoltageTest Figures 1 and 2Low Output VoltageTest Figures 1 and 2Low Output VoltageTest Figures 1 and 2Output Resistance$V_{IN} = 0.8V$, $I_{OUT} = 10mA, V_{DD} = 16V$-15$23$ $I_{OUT} = 10mA, V_{DD} = 16V$-1018Latch-Up CurrentWithstand Reverse Current> 500Fime (Note 1)60Rise TimeTest Figures 1 and 240Delay TimeTest Figures 1 and 2125Delay TimeTest Figures 1 and 2125Ply13$V_{IN} = 0V$ (Both Inputs)13$V_{IN} = 0V$ (Both Inputs)0.7-0.7</td>	ParameterTest ConditionsMinTypLogic 1, Input Voltage3Logic 0, Input Voltage $$ -Input Current $0V \le V_{IN} \le V_{DD}$ -10 High Output VoltageTest Figures 1 and 2 $$ Unput VoltageTest Figures 1 and 2 $$ Output VoltageTest Figures 1 and 2 $$ Output Resistance $V_{IN} = 0.8V$, $I_{OUT} = 10mA, V_{DD} = 16V$ $$ $V_{IN} = 3V$, $I_{OUT} = 10mA, V_{DD} = 16V$ $$ 10Latch-Up CurrentWithstand Reverse Current> 500 $$ FineTest Figures 1 and 2 $$ $$ Fall TimeTest Figures 1 and 2 $$ $$ Delay TimeTest Figures 1 and 2 $$ $$	ParameterTest ConditionsMinTypMaxLogic 1, Input Voltage3Logic 0, Input Voltage0.8Input Current $0V \le V_{IN} \le V_{DD}$ -10-High Output VoltageTest Figures 1 and 2 $V_{DD} - 0.025$ -Low Output VoltageTest Figures 1 and 2Low Output VoltageTest Figures 1 and 2Low Output VoltageTest Figures 1 and 2Output Resistance $V_{IN} = 0.8V$, $I_{OUT} = 10mA, V_{DD} = 16V$ -15 23 $I_{OUT} = 10mA, V_{DD} = 16V$ -1018Latch-Up CurrentWithstand Reverse Current> 500Fime (Note 1)60Rise TimeTest Figures 1 and 240Delay TimeTest Figures 1 and 2125Delay TimeTest Figures 1 and 2125Ply13 $V_{IN} = 0V$ (Both Inputs)13 $V_{IN} = 0V$ (Both Inputs)0.7-0.7

Note: 1. Switching times guaranteed by design.

SUPPLY BYPASSING

Large currents are required to charge and discharge capacitive loads quickly. For example, charging a 1000-pF load to 16V in 25nsec requires an 0.8A current from the device power supply.

To guarantee low supply impedance over a wide frequency range, a parallel capacitor combination is recommended for supply bypassing. Low-inductance ceramic MLC capacitors with short lead lengths (< 0.5-in.) should be used. A 1.0- μ F film capacitor in parallel with one or two 0.1- μ F ceramic MLC capacitors normally provides adequate bypassing.

GROUNDING

The TC1426 and TC1428 contain inverting drivers. Individual ground returns for the input and output circuits or a ground plane should be used. This will reduce negative feedback that causes degradation in switching speed characteristics.

INPUT STAGE

The input voltage level changes the no-load or quiescent supply current. The N-channel MOSFET input stage transistor drives a 2.5 mA current source load. With a logic "1" input, the maximum quiescent supply current is 9mA. Logic "0" input level signals reduce quiescent current to 500 μ A maximum. **Unused driver inputs must be connected to V**_{DD} **or GND**. Minimum power dissipation occurs for logic "0" inputs for the TC1426/27/28.

The drivers are designed with 100 mV of hysteresis. This provides clean transitions and minimizes output stage current spiking when changing states. Input voltage thresholds are approximately 1.5V, making logic "1" input any voltage greater than 1.5V up to V_{DD} . Input current is less than 1µA over this range.

The TC1426/27/28 may be directly driven by the TL494, SG1526/27, TC38C42, TC170 and similar switch-mode power supply integrated circuits.



Figure 1. Inverting Driver Switching Time



Figure 2. Non-Inverting Driver Switching Time

www.DataSheet4U.com



4

TYPICAL CHARACTERISTICS







Rise and Fall Times vs. Temperature



Delay Time vs. Temperature



Supply Current vs. Capacitive Load





TELCOM SEMICONDUCTOR, INC.





Supply Current vs. Frequency



10⁻⁸

A (sec) A (sec)

10⁻¹⁰

4

6

8

10

12

V_{DD} (V)

14

16

18

15

T_A = +25°C

Crossover Energy Loss

TC1426 TC1427 TC1428

TYPICAL CHARACTERISTIC (Cont.)



Quiescent Power Supply Current vs. Supply Voltage



Quiescent Power Supply Current vs. Supply Voltage

V_{DD} (V)

11

13

9

High-State Output Resistance

100mA

50mA

7

10mA

5

T_A = +25°C



