

PRELIMINARY

## SILICON GATE CMOS

## 32,768 WORD x 16 BIT CMOS PSEUDO STATIC RAM

## Description

The TC511632FL/FTL is a 512K bit high speed CMOS pseudo static RAM organized as 32,768 words by 16 bits. The TC511632FL/FTL utilizes a one transistor dynamic memory cell with CMOS peripheral circuitry to provide high capacity, high speed and low power storage. The TC511632FL/FTL operates from a single 5V power supply. Refreshing is supported by a refresh (RFSH) input which enables two types of refreshing - auto refresh and self refresh. The TC511632FL/FTL features a static RAM-like interface with a write cycle in which the input data is written into the memory cell at the rising edge of WE thus simplifying the microprocessor interface.

The TC511632FL/FTL is available in a 40-pin small outline plastic flat package and a 44-pin outline (40 actual pins) plastic thin small outline package (forward type).

## Features

- Organization: 32,768 words x 16 bits
- Single 5V power supply
- Fast access time


	TC511632FL/FTL		
	-70	-85	-10
t <sub>CEA</sub> CE Access Time	70ns	85ns	100ns
t <sub>OE</sub> OE Access Time	30ns	35ns	40ns
t <sub>RC</sub> Cycle Time	115ns	135ns	160ns
Power Dissipation	440mW	385mW	330mW
Self Refresh Current	100µA		

- Auto refresh is supported by an internal refresh address counter
- Self refresh is supported by an internal timer
- Inputs and outputs TTL compatible
- Refresh: 256 refresh cycles/4ms
- Package
  - TC511632FL: SOP40-P-525
  - TC511632FTL: TSOP44-P-400B


## Pin Names

A0 ~ A14	Address Inputs
UWE	Upper Byte Write Enable Input
LWE	Lower Byte Write Enable Input
UOE	Upper Byte Output Enable Input
LOE/RFSH	Lower Byte Output Enable Input Refresh Input
CE	Chip Enable Input
I/O1 ~ I/O16	Data Inputs/Outputs
V <sub>DD</sub>	Power
GND	Ground

## Pin Connection (Top View)



## Block Diagram



## Operating Mode

MODE	PIN	$\overline{CE}$	$\overline{UOE}$	$\overline{LOE}/\overline{RFSH}$	$\overline{UWE}$	$\overline{LWE}$	$A0 \sim A14$	I/O9 ~ 16	I/O1 ~ 8
Standby		H	*	*	*	*	*	HZ	HZ
Read (Word)	L	L	L	L	H	H	V*	D <sub>OUT</sub>	D <sub>OUT</sub>
Read (Upper Byte)	L	L	L	H	H	H	V*	D <sub>OUT</sub>	HZ
Read (Lower Byte)	L	H	L	H	H	H	V*	HZ	D <sub>OUT</sub>
Read (HZ)	L	H	H	H	H	H	V*	HZ	HZ
Write (Word)	L	*	*	*	L	L	V*	D <sub>IN</sub>	D <sub>IN</sub>
Write (Upper Byte)	L	*	*	H	L	H	V*	D <sub>IN</sub>	*
Write (Lower Byte)	L	H	*	*	H	L	V*	*	D <sub>IN</sub>
Don't Use	L	*	L	L	L	H	*	-	-
Don't Use	L	L	*	*	H	L	*	-	-
$\overline{CE}$ only Refresh Auto/Self Refresh	$\overline{H}$	H	H	$\overline{H}$	H	H	V* *	HZ Hz	HZ Hz

H = High level input ( $V_{IH}$ )L = Low level input ( $V_{IL}$ )\* =  $V_{IH}$  or  $V_{IL}$ V\* = At the falling edge of  $\overline{CE}$ , all address inputs are latched. At all other times, the address inputs are \*\*.

HZ = High impedance

## Maximum Ratings

SYMBOL	ITEM	RATING	UNIT	NOTES
$V_{IN}$	Input Voltage	-1.0 ~ 7.0	V	1
$V_{OUT}$	Output Voltage	-1.0 ~ 7.0	V	
$V_{DD}$	Power Supply Voltage	-1.0 ~ 7.0	V	
$T_{OPR}$	Operating Temperature	0 ~ 70	°C	
$T_{STRG}$	Storage Temperature	-55 ~ 150	°C	
$T_{SOLDER}$	Soldering Temperature • Time	260 • 10	°C • sec	
$P_D$	Power Dissipation	600	mW	
$I_{OUT}$	Short Circuit Output Current	50	mA	

**DC Recommended Operating Conditions**

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT	NOTES
$V_{DD}$	Power Supply Voltage	4.5	5.0	5.5	V	2
$V_{IH}$	Input High Voltage	2.4	—	$V_{DD} + 1.0$	V	
$V_{IL}$	Input Low Voltage	-0.5	—	0.8	V	

**DC Characteristics ( $T_a = 0 \sim 70^\circ\text{C}$ ,  $V_{DD} = 5V \pm 10\%$ )**

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT	NOTES
$I_{DDO}$	Operating Current (Average) $\overline{CE}$ , Address cycling: $t_{RC} = t_{RC}$ min.	70ns version	—	60	80	mA
		85ns version	—	50	70	
		100ns version	—	40	60	
$I_{DDS1}$	Standby Current $\overline{CE} = V_{IH}$ , All other pins = $V_{IH}$ or $V_{IL}$	—	—	1	mA	
$I_{DDS2}$	Standby Current $\overline{CE} = V_{DD} - 0.2V$ , All other pins = $V_{DD} - 0.2V$ or $0.2V$	—	—	100	$\mu\text{A}$	
$I_{DDF1}$	Self Refresh Current (Average) $\overline{CE} = V_{IH}$ , $\overline{LOE}/\overline{RFSH} = V_{IL}$ , All other pins = $V_{IH}$ or $V_{IL}$	—	—	1	mA	
$I_{DDF2}$	Self Refresh Current (Average) $\overline{CE} = V_{DD} - 0.2V$ , $\overline{LOE}/\overline{RFSH} = 0.2V$ , All other pins = $V_{DD} - 0.2V$ or $0.2V$	—	50	100	$\mu\text{A}$	
$I_{I(L)}$	Input Leakage Current $0V \leq V_{IN} \leq V_{DD}$ , All other inputs not under test = $0V$	—	—	$\pm 10$	$\mu\text{A}$	
$I_{O(L)}$	Output Leakage Current Output Disabled ( $\overline{CE} = V_{IH}$ or $\overline{LOE}/\overline{RFSH} = V_{IH}$ or $\overline{LWE} = V_{IL}$ ) $0V \leq V_{OUT} \leq V_{DD}$ $UOE = V_{IH}$ $UWE = V_{IL}$	—	—	$\pm 10$	$\mu\text{A}$	
$V_{OH}$	Output High Level $I_{OH} = -1\text{mA}$	2.4	—	—	V	
$V_{OL}$	Output Low Level $I_{OL} = 2.1\text{mA}$	—	—	0.4	V	

**Capacitance\* ( $V_{DD} = 5V$ ,  $T_a = 25^\circ\text{C}$ ,  $f = 1\text{MHz}$ )**

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
$C_{I1}$	Input Capacitance (A0 ~ A14)	—	5	pF
$C_{I2}$	Input Capacitance ( $\overline{CE}$ , $\overline{LOE}/\overline{RFSH}$ , $UOE$ , $LWE$ , $UWE$ )	—	7	
$C_{IO}$	Input/Output Capacitance	—	7	

\*This parameter is periodically sampled and is not 100% tested.

AC Characteristics (Ta = 0 ~ 70°C, V<sub>DD</sub> = 5V±10%) (Notes: 5, 6, 7, 8, 13)

SYMBOL	PARAMETER	-70		-85		-10		UNIT	NOTES
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
t <sub>RC</sub>	Random Read, Write Cycle Time	115	—	135	—	160	—		
t <sub>RMW</sub>	Read Modify Write Cycle Time	175	—	190	—	220	—		
t <sub>CE</sub>	CE Pulse Width	70	10,000	85	10,000	100	10,000		
t <sub>P</sub>	CE Precharge Time	35	—	40	—	50	—		
t <sub>CEA</sub>	CE Access Time	—	70	—	85	—	100		
t <sub>OEA</sub>	OE Access Time	—	30	—	35	—	40		
t <sub>CLZ</sub>	CE to Output in Low -Z	20	—	20	—	20	—		
t <sub>OLZ</sub>	OE to Output in Low -Z	0	—	0	—	0	—		
t <sub>WLZ</sub>	Output Active from End of Write	0	—	0	—	0	—		
t <sub>CHZ</sub>	Chip Disable to Output in High-Z	0	25	0	25	0	30		9
t <sub>OHZ</sub>	OE Enable to Output in High-Z	0	25	0	25	0	30		9
t <sub>WHZ</sub>	Write Enable to Output in High-Z	0	25	0	25	0	30		9
t <sub>OSC</sub>	OE Setup Time Referenced to CE	10	—	10	—	10	—		9
t <sub>LOHC</sub>	LOE Hold Time Referenced to CE	0	t <sub>CE</sub>	0	t <sub>CE</sub>	0	t <sub>CE</sub>		9
t <sub>UOHC</sub>	UOE Hold Time Referenced to CE	0	—	0	—	0	—		9
t <sub>LWED</sub>	From UOE Disable to LWE Enable	0	—	0	—	0	—		9
t <sub>UWED</sub>	From LOE Disable to UWE Enable	0	—	0	—	0	—		9
t <sub>RCS</sub>	Read Command Setup Time	0	—	0	—	0	—		
t <sub>RCH</sub>	Read Command Hold Time	0	—	0	—	0	—		
t <sub>WP</sub>	Write Pulse Width	25	—	25	—	25	—		
t <sub>WCH</sub>	Write Command Hold Time	40	—	40	—	40	—		
t <sub>CWL</sub>	Write Command to CE Lead Time	25	—	25	—	25	—		
t <sub>DSW</sub>	Data Setup Time from R/W	20	—	20	—	20	—		10
t <sub>DSC</sub>	Data Setup Time from CE	20	—	20	—	20	—		10
t <sub>DHW</sub>	Data Hold Time from R/W	0	—	0	—	0	—		10
t <sub>DHC</sub>	Data Hold Time from CE	0	—	0	—	0	—		10
t <sub>ASC</sub>	Address Setup Time	0	—	0	—	0	—		11
t <sub>AHC</sub>	Address Hold Time	20	—	20	—	20	—		11
t <sub>FC</sub>	Auto Refresh Cycle Time	115	—	135	—	160	—		
t <sub>RFD</sub>	RFSH Delay Time from CE	35	—	40	—	50	—		
t <sub>FAP</sub>	RFSH Pulse Width (Auto Refresh)	80	8,000	80	8,000	80	8,000		12
t <sub>FP</sub>	RFSH Precharge Time	30	—	30	—	30	—		12
t <sub>FAS</sub>	RFSH Pulse Width (Self Refresh)	8,000	—	8,000	—	8,000	—		12
t <sub>FRS</sub>	CE Delay Time from RFSH (Self Refresh)	115	—	135	—	160	—		12
t <sub>REF</sub>	Refresh Period (256 cycles, A0 ~ A7)	—	4	—	4	—	4	ms	
t <sub>T</sub>	Transition Time (Rise and Fall)	3	50	3	50	3	50	ns	

## Notes:

- 1) Stress greater than those listed under "Maximum Ratings" may cause permanent damage to the device.
- 2) All voltages are referenced to GND.
- 3)  $I_{DDO}$  depends on the cycle time.
- 4)  $I_{DDO}$  depends on the output loading. Specified values are obtained with the outputs open.
- 5) An initial pause of 100 $\mu$ s with high  $\overline{CE}$  is required after power-up before proper device operation is achieved.
- 6) AC measurements assume  $t_T = 5\text{ns}$ .
- 7) Timing reference levels
 

Input Levels $V_{IH} = 2.6V$ $V_{IL} = 0.6V$	<b>INPUT</b> 	$2.6V$ $2.4V$ $0.6V$ $0.8V$
Input Reference Levels $V_{IH} = 2.4V$ $V_{IL} = 0.8V$	<b>OUTPUT</b> 	$2.2V$ $2.4V$ $0.8V$
Output Reference Levels $V_{OH} = 2.2V$ $V_{OL} = 0.8V$	<b>INPUT REFERENCE LEVEL</b> <b>OUTPUT REFERENCE LEVEL</b>	

- 8) Measured with a load equivalent to 1 TTL load and 100pF.
- 9)  $t_{CHZ}$ ,  $t_{OHZ}$ ,  $t_{WHZ}$  define the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 10) For write cycles, the input data is latched at the earlier of  $\overline{WE}$  or  $\overline{CE}$  rising edge. Therefore, the input data must be valid during the setup time ( $t_{DSW}$  or  $t_{DSC}$ ) and hold time ( $t_{DHW}$  or  $t_{DHC}$ ).
- 11) All address inputs are latched at the falling edge of  $\overline{CE}$ . Therefore, all the address inputs must be valid during  $t_{ASC}$  and  $t_{AHC}$ .
- 12) The two refresh operations, auto refresh and self refresh, are defined by the  $\overline{RFSH}$  pulse width under the condition  $\overline{CE} = V_{IH}$ .
 


Auto refresh	: $\overline{RFSH}$ pulse width $\leq t_{FAP}$ (max.)
Self refresh	: $\overline{RFSH}$ pulse width $\geq t_{FAS}$ (min.)

The timing parameter  $t_{FRS}$  must be met for proper device operation under the following conditions:


  - after self refresh
  - if  $\overline{RFSH} = \text{"L"}$  after power-up
- 13)  $\overline{CE}$  only refresh or auto refresh must begin within 15.6 $\mu$ s after self refreshing ends.

## Timing Waveforms


## Read Cycle



■ : "H" or "L"


Write Cycle 1 ( $\overline{OE}$  Fixed High)

■ : "H" or "L"

Upper Byte Write Cycle 2 ( $\overline{OE}$  Clocked)

I/O1~8 :  $D_{IN} = "H"$  or " $L$ "  
 $D_{OUT} = \text{OPEN}$


■ : "H" or "L"

Lower Byte Write Cycle 3 ( $\overline{OE}$  Clocked)

I/O9~16 :  $D_{IN} = "H"$  or " $L$ "  
 $D_{OUT} = OPEN$


■ : "H" or "L"

## Read Modify Write Cycle




■ : "H" or "L"

## Upper Byte Read Modify Write Cycle

I/O1~8 : D<sub>IN</sub> = "H" or "L"


■ : "H" or "L"

## Lower Byte Read Modify Write Cycle




I/O9~16 : DIN = "H" or "L"


: "H" or "L"

**CE Only Refresh**

NOTE : A<sub>8</sub> ~ A<sub>14</sub> = "H" or "L"      : "H" or "L"

**Auto Refresh**

NOTE : UOE, UWE, LWE, A<sub>0</sub> ~ A<sub>14</sub> = "H" or "L"

**Self Refresh**

NOTE : UOE, UWE, LWE, A<sub>0</sub> ~ A<sub>14</sub> = "H" or "L"