

**1,048,576 WORD X 16 BIT HYPER PAGE (EDO) DYNAMIC RAM****Description**

The TC5118165BJ/BFT is the hyper page (EDO) dynamic RAM organized 1,048,576 words by 16 bits. The TC5118165BJ/BFT utilizes Toshiba's CMOS silicon gate process technology as well as advanced circuit techniques to provide wide operating margins, both internally and to the system user. Multiplexed address inputs permit the TC5118165BJ/BFT to be packaged in a standard 42 pin plastic SOJ and 50/44 pin plastic TSOP. The package size provides high system bit densities and is compatible with widely available automated testing and insertion equipment. System oriented features include single power supply of  $5V \pm 10\%$  tolerance, direct interfacing capability with high performance logic families such as Schottky TTL.

**Features**

- 1,048,576 word by 16 bit organization
- Fast access time and cycle time
- Single power supply of  $5V \pm 10\%$  with a built-in  $V_{BB}$  generator
- Low Power
  - 990mW MAX. Operating (TC5118165BJ/BFT-60)
  - 825mW MAX. Operating (TC5118165BJ/BFT-70)
  - 5.5mW MAX. Standby
- Outputs unlatched at cycle end allows two-dimensional chip selection
- Read-Modify-Write,  $\overline{CAS}$  before  $\overline{RAS}$  refresh,  $\overline{RAS}$ -only refresh, Hidden refresh, Hyper Page Mode (EDO) and Test Mode capability
- All inputs and outputs TTL compatible
- 1024 refresh cycles/16ms
- Package TC5118165BJ: SOJ42-P-400  
TC5118165BFT: TSOP50-P-400

Note: For packaging details see Mechanical Dimensions section.

**Key Parameters**

| ITEM                                   | TC5118165BJ/BFT |       |
|--|-----------------|-------|
|  | -60             | -70   |
| $t_{RAC}$ $\overline{RAS}$ Access Time | 60ns            | 70ns  |
| $t_{AA}$ Column Address Access Time    | 30ns            | 35ns  |
| $t_{CAC}$ $\overline{CAS}$ Access Time | 17ns            | 20ns  |
| $t_{RC}$ Cycle Time                    | 104ns           | 124ns |
| $t_{HPC}$ Hyper Page Mode Cycle Time   | 25ns            | 30ns  |

1. This technical data may be controlled under U.S. Export Administration Regulations and may be subject to the approval of the U.S. Department of Commerce prior to export. Any export or re-export, directly or indirectly, in contravention of the U.S. Export Administration Regulations is strictly prohibited.

**2. LIFE SUPPORT POLICY**

Toshiba products described in this document are not authorized for use as critical components in life support systems without the written consent of the appropriate officer of Toshiba America, Inc. Life support systems are either systems intended for surgical implant in the body or systems which sustain life.

A critical component in any component of a life support system whose failure to perform may cause a malfunction of the life support system, or may affect its safety or effectiveness.


3. The information in this document has been carefully checked and is believed to be reliable; however no responsibility can be assumed for inaccuracies that may not have been caught. All information in this data book is subject to change without prior notice. Furthermore, Toshiba cannot assume responsibility for the use of any license under the patent rights of Toshiba or any third parties.

www.DataSheet4U.com


## Pin Name

|                          |  |
|--------------------------|--|
| A0 ~ A9                  | Address Inputs                               |
| $\overline{\text{RAS}}$  | Row Address Strobe                           |
| $\overline{\text{UCAS}}$ | Column Address Strobe/<br>Upper Byte Control |
| $\overline{\text{LCAS}}$ | Column Address Strobe/<br>Lower Byte Control |
| $\overline{\text{WE}}$   | Write Enable                                 |
| $\overline{\text{OE}}$   | Output Enable                                |
| I/O1 ~ I/O16             | Data Input/Output                            |
| V <sub>CC</sub>          | Power (+5.0V)                                |
| V <sub>SS</sub>          | Ground                                       |
| NC                       | No Connection                                |

## Pin Connection (Top View)



Block Diagram



Absolute Maximum Ratings

| ITEM                         | SYMBOL       | RATING                | UNIT | NOTE |
|------------------------------|--------------|-----------------------|------|------|
| Input Voltage                | $V_{IN}$     | -0.5 ~ $V_{CC} + 0.5$ | V    | 1    |
| Output Voltage               | $V_{OUT}$    | -0.5 ~ $V_{CC} + 0.5$ | V    | 1    |
| Power Supply Voltage         | $V_{CC}$     | -0.5 ~ 7.0            | V    | 1    |
| Operating Temperature        | $T_{OPR}$    | 0 ~ 70                | °C   | 1    |
| Storage Temperature          | $T_{STG}$    | -55 ~ 150             | °C   | 1    |
| Soldering Temperature (10s)  | $T_{SOLDER}$ | 260                   | °C   | 1    |
| Power Dissipation            | $P_D$        | 1.3                   | W    | 1    |
| Short Circuit Output Current | $I_{OUT}$    | 50                    | mA   | 1    |

## Recommended DC Operating Conditions (Ta = 0 ~ 70°C)

| SYMBOL          | PARAMETER          | MIN.   | TYP | MAX                   | UNIT | NOTE |
|-----------------|--------------------|--------|-----|-----------------------|------|------|
| V <sub>CC</sub> | Supply Voltage     | 4.5    | 5.0 | 5.5                   | V    | 2    |
| V <sub>IH</sub> | Input High Voltage | 2.4    | -   | V <sub>CC</sub> +0.5* | V    | 2    |
| V <sub>IL</sub> | Input Low Voltage  | -0.5** | -   | 0.8                   | V    | 2    |

\*V<sub>CC</sub> + 2.0V at pulse width ≤ 20ns (pulse width is measured at V<sub>CC</sub>).\*\*-2.0V at pulse width ≤ 20ns (pulse width is measured at V<sub>SS</sub>).DC Electrical Characteristics (V<sub>CC</sub> = 5V±10%, Ta = 0 ~ 70°C)

| SYMBOL             | PARAMETER  | MIN.               | MAX | UNIT | NOTES |         |
|--------------------|--|--------------------|-----|------|-------|---------|
| I <sub>CC1</sub>   | OPERATING CURRENT<br>Average Power Supply Operating Current<br>(RAS, UCAS, ULAS, Address Cycling: t <sub>RC</sub> =t <sub>RC</sub> MIN.)                                 | TC5118165BJ/BFT-60 | -   | 180  | mA    | 3, 4, 5 |
|                    |  | TC5118165BJ/BFT-70 | -   | 150  | mA    |         |
| I <sub>CC2</sub>   | STANDBY CURRENT<br>Power Supply Standby Current<br>(RAS=UCAS=ULAS=V <sub>IH</sub> )  |                    | 2   | mA   |       |         |
| I <sub>CC3</sub>   | RAS ONLY REFRESH CURRENT<br>Average Power Supply Current, RAS Only Mode<br>(RAS Cycling, UCAS=ULAS=V <sub>IH</sub> : t <sub>RC</sub> =t <sub>RC</sub> MIN.)              | TC5118165BJ/BFT-60 | -   | 180  | mA    | 3, 5    |
|                    |  | TC5118165BJ/BFT-70 | -   | 150  | mA    |         |
| I <sub>CC4</sub>   | HYPER PAGE MODE CURRENT<br>Average Power Supply Current, Hyper Page Mode<br>(RAS=V <sub>IL</sub> , UCAS, ULAS, Address Cycling: t <sub>HPC</sub> =t <sub>HPC</sub> MIN.) | TC5118165BJ/BFT-60 | -   | 110  | mA    | 3, 4, 5 |
|                    |  | TC5118165BJ/BFT-70 | -   | 100  | mA    |         |
| I <sub>CC5</sub>   | STANDBY CURRENT<br>Power Supply Standby Current<br>(RAS=UCAS=ULAS=V <sub>CC</sub> -0.2V)   | -                  | 1   | mA   |       |         |
| I <sub>CC6</sub>   | CAS BEFORE RAS REFRESH CURRENT<br>Average Power Supply Current, CAS Before RAS<br>Mode (RAS, UCAS, ULAS Cycling: t <sub>RC</sub> =t <sub>RC</sub> MIN.)                  | TC5118165BJ/BFT-60 | -   | 180  | mA    | 3, 4, 5 |
|                    |  | TC5118165BJ/BFT-70 | -   | 150  | mA    |         |
| I <sub>I (L)</sub> | INPUT LEAKAGE CURRENT<br>Input Leakage Current, any input<br>(0V≤V <sub>IN</sub> ≤0.5V, All Other Pins Not Under Test=0V)  | -10                | 10  | μA   |       |         |
| I <sub>O (L)</sub> | OUTPUT LEAKAGE CURRENT<br>(D <sub>OUT</sub> is disabled, 0V≤V <sub>OUT</sub> ≤V <sub>CC</sub> )  | -10                | 10  | μA   |       |         |
| V <sub>OH</sub>    | OUTPUT LEVEL<br>Output "H" Level Voltage (I <sub>OUT</sub> = -5mA)   | 2.4                | -   | V    |       |         |
| V <sub>OL</sub>    | OUTPUT LEVEL<br>Output "L" Level Voltage (I <sub>OUT</sub> =4.2mA)   | -                  | 0.4 | V    |       |         |

Electrical Characteristics and Recommended AC Operating Conditions ( $V_{CC} = 5V \pm 10\%$ ,  $T_a = 0 \sim 70^\circ C$ )  
(Notes 6,7,8)

| SYMBOL     | PARAMETER  | TC5118165BJ/BFT |         |     |         | UNIT | NOTES     |
|------------|--|-----------------|---------|-----|---------|------|-----------|
|            |  | -60             |         | -70 |         |      |           |
|            |  | MIN             | MAX     | MIN | MAX     |      |           |
| $t_{RC}$   | Random Read or Write Cycle Time  | 104             | -       | 124 | -       | ns   |           |
| $t_{RMW}$  | Read-Modify-Write Cycle  | 135             | -       | 157 | -       | ns   |           |
| $t_{RAC}$  | Access Time from $\overline{RAS}$  | -               | 60      | -   | 70      | ns   | 9, 14, 15 |
| $t_{CAC}$  | Access Time from $\overline{CAS}$  | -               | 17      | -   | 20      | ns   | 9, 14     |
| $t_{AA}$   | Access Time from Column Address  | -               | 30      | -   | 35      | ns   | 9, 15     |
| $t_{CPA}$  | Access Time from $\overline{CAS}$ Precharge                                  | -               | 35      | -   | 40      | ns   | 9         |
| $t_{CLZ}$  | $\overline{CAS}$ to Output in Low-Z  | 0               | -       | 0   | -       | ns   | 9         |
| $t_{OFF}$  | Output Buffer Turn-off Delay   | 0               | 15      | 0   | 15      | ns   | 10, 16    |
| $t_T$      | Transition Time (Rise and Fall)  | 1               | 50      | 1   | 50      | ns   | 8         |
| $t_{RP}$   | $\overline{RAS}$ Precharge Time  | 40              | -       | 50  | -       | ns   |           |
| $t_{RAS}$  | $\overline{RAS}$ Pulse Width   | 60              | 10,000  | 70  | 10,000  | ns   |           |
| $t_{RASP}$ | $\overline{RAS}$ Pulse Width (Hyper Page Mode)                               | 60              | 100,000 | 70  | 100,000 | ns   |           |
| $t_{RSH}$  | $\overline{RAS}$ Hold Time   | 10              | -       | 12  | -       | ns   |           |
| $t_{RHCP}$ | $\overline{RAS}$ Hold Time from $\overline{CAS}$ Precharge (Hyper Page Mode) | 35              | -       | 40  | -       | ns   |           |
| $t_{CSH}$  | $\overline{CAS}$ Hold Time   | 40              | -       | 50  | -       | ns   |           |
| $t_{CAS}$  | $\overline{CAS}$ Pulse Width   | 10              | 10,000  | 12  | 10,000  | ns   |           |
| $t_{RCD}$  | $\overline{RAS}$ to $\overline{CAS}$ Delay Time                              | 14              | 43      | 14  | 50      | ns   | 14        |
| $t_{RAD}$  | $\overline{RAS}$ to Column Address Delay Time                                | 12              | 30      | 12  | 35      | ns   | 15        |
| $t_{CRP}$  | $\overline{CAS}$ to $\overline{RAS}$ Precharge Time                          | 5               | -       | 5   | -       | ns   |           |
| $t_{CP}$   | $\overline{CAS}$ Precharge Time  | 10              | -       | 10  | -       | ns   |           |
| $t_{ASR}$  | Row Address Set-Up Time  | 0               | -       | 0   | -       | ns   |           |
| $t_{RAH}$  | Row Address Hold Time  | 10              | -       | 10  | -       | ns   |           |
| $t_{ASC}$  | Column Address Set-Up Time   | 0               | -       | 0   | -       | ns   |           |
| $t_{CAH}$  | Column Address Hold Time   | 10              | -       | 12  | -       | ns   |           |
| $t_{RAL}$  | Column Address to $\overline{RAS}$ Lead Time                                 | 30              | -       | 35  | -       | ns   |           |
| $t_{RCS}$  | Read Command Set-Up Time   | 0               | -       | 0   | -       | ns   |           |
| $t_{RCH}$  | Read Command Hold Time   | 0               | -       | 0   | -       | ns   | 11        |
| $t_{RRH}$  | Read Command Hold Time referenced to $\overline{RAS}$                        | 0               | -       | 0   | -       | ns   | 11        |
| $t_{WCH}$  | Write Command Hold Time  | 10              | -       | 12  | -       | ns   |           |

## Electrical Characteristics and Recommended AC Operating Conditions (Cont)

| SYMBOL     | PARAMETER   | TC5118165BJ/BFT |     |     |     | UNIT | NOTES |
|------------|---|-----------------|-----|-----|-----|------|-------|
|            |   | -60             |     | -70 |     |      |       |
|            |   | MIN             | MAX | MIN | MAX |      |       |
| $t_{WP}$   | Write Command Pulse Width   | 10              | -   | 12  | -   | ns   |       |
| $t_{RWL}$  | Write Command to $\overline{RAS}$ Lead Time   | 10              | -   | 12  | -   | ns   |       |
| $t_{CWL}$  | Write Command to $\overline{CAS}$ Lead Time   | 10              | -   | 12  | -   | ns   |       |
| $t_{DS}$   | Data Set-Up Time  | 0               | -   | 0   | -   | ns   | 12    |
| $t_{DH}$   | Data Hold Time  | 10              | -   | 12  | -   | ns   | 12    |
| $t_{REF}$  | Refresh Period  | -               | 16  | -   | 16  | ms   |       |
| $t_{WCS}$  | Write Command Set-Up Time   | 0               | -   | 0   | -   | ns   | 13    |
| $t_{CWD}$  | $\overline{CAS}$ to $\overline{WE}$ Delay Time  | 36              | -   | 39  | -   | ns   | 13    |
| $t_{RWD}$  | $\overline{RAS}$ to $\overline{WE}$ Delay Time  | 79              | -   | 89  | -   | ns   | 13    |
| $t_{AWD}$  | Column Address to $\overline{WE}$ Delay Time  | 49              | -   | 54  | -   | ns   | 13    |
| $t_{CPWD}$ | $\overline{CAS}$ Precharge to $\overline{WE}$ Delay Time  | 54              | -   | 59  | -   | ns   | 13    |
| $t_{CSR}$  | $\overline{CAS}$ Set-Up Time<br>( $\overline{CAS}$ before $\overline{RAS}$ Cycle)                 | 5               | -   | 5   | -   | ns   |       |
| $t_{CHR}$  | $\overline{CAS}$ Hold Time<br>( $\overline{CAS}$ before $\overline{RAS}$ Cycle)                   | 10              | -   | 15  | -   | ns   |       |
| $t_{RPC}$  | $\overline{RAS}$ to $\overline{CAS}$ Precharge Time   | 5               | -   | 5   | -   | ns   |       |
| $t_{CPT}$  | $\overline{CAS}$ Precharge Time<br>( $\overline{CAS}$ before $\overline{RAS}$ Counter Test Cycle) | 20              | -   | 20  | -   | ns   |       |
| $t_{ROH}$  | $\overline{RAS}$ Hold Time referenced to $\overline{OE}$  | 10              | -   | 10  | -   | ns   |       |
| $t_{OEA}$  | $\overline{OE}$ Access Time   | -               | 15  | -   | 20  | ns   | 9     |
| $t_{OED}$  | $\overline{OE}$ to Data Delay   | 15              | -   | 15  | -   | ns   |       |
| $t_{OLZ}$  | $\overline{OE}$ to Output in Low-Z  | 0               | -   | 0   | -   | ns   |       |
| $t_{OEZ}$  | Output buffer turn off Delay Time from $\overline{OE}$  | 0               | 15  | 0   | 15  | ns   | 10    |
| $t_{OEH}$  | $\overline{OE}$ Command Hold Time   | 10              | -   | 12  | -   | ns   |       |
| $t_{ODS}$  | Output Disable Set-Up Time  | 0               | -   | 0   | -   | ns   |       |

## Electrical Characteristics and Recommended AC Operating Conditions (Cont)

| SYMBOL             | PARAMETER                                    | TC5118165BJ/BFT |     |     |     | UNIT | NOTES  |
|--------------------|--|-----------------|-----|-----|-----|------|--------|
|                    |  | -60             |     | -70 |     |      |        |
|                    |  | MIN             | MAX | MIN | MAX |      |        |
| $t_{\text{RNCD}}$  | RAS to next CAS Delay Time (Hyper Page Mode) | 60              | -   | 70  | -   | ns   |        |
| $t_{\text{HPC}}$   | Hyper Page Mode Cycle Time                   | 25              | -   | 30  | -   | ns   |        |
| $t_{\text{HPRWC}}$ | Hyper Page Mode Read-Modify-Write Cycle Time | 68              | -   | 75  | -   | ns   |        |
| $t_{\text{COH}}$   | Output Data Hold Time                        | 5               | -   | 5   | -   | ns   |        |
| $t_{\text{REZ}}$   | Output Buffer Turn-off Delay from RAS        | 0               | 15  | 0   | 15  | ns   | 10, 16 |
| $t_{\text{WEZ}}$   | Output Buffer Turn-off Delay from WE         | 0               | 15  | 0   | 15  | ns   | 10     |
| $t_{\text{WED}}$   | $\overline{\text{WE}}$ to Data Delay         | 15              | -   | 15  | -   | ns   |        |
| $t_{\text{OE}}$    | $\overline{\text{OE}}$ Pulse Width           | 15              | -   | 20  | -   | ns   |        |
| $t_{\text{OEP}}$   | $\overline{\text{OE}}$ Precharge Time        | 10              | -   | 12  | -   | ns   |        |
| $t_{\text{CPO}}$   | CAS to $\overline{\text{OE}}$ Precharge Time | 5               | -   | 5   | -   | ns   |        |

Capacitance ( $V_{\text{CC}} = 5\text{V} \pm 10\%$ ,  $f = 1\text{MHz}$ ,  $T_a = 0 \sim 70^\circ\text{C}$ )

| SYMBOL          | PARAMETER                                   | MIN | MAX | UNIT |
|-----------------|---|-----|-----|------|
| $C_{\text{I1}}$ | Input Capacitance (A0 ~ A9)                 | -   | 5   | pF   |
| $C_{\text{I2}}$ | Input Capacitance (RAS, UCAS, LCAS, WE, OE) | -   | 7   |      |
| $C_{\text{O}}$  | Input Capacitance (I/O1 ~ I/O16)            | -   | 7   |      |





Note: Please refer to Timing Diagrams Number 2.

www.DataSheet4U.com  
Notes:




- Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.
- All voltages are referenced to  $V_{SS}$ .
- $I_{CC1}$ ,  $I_{CC3}$ ,  $I_{CC4}$ ,  $I_{CC6}$  depend on cycle rate.
- $I_{CC1}$ ,  $I_{CC4}$  depend on output loading. Specified values are obtained with the output open.
- Address can be changed one or less while  $\overline{RAS}=V_{IL}$ . In case of  $I_{CC4}$ , it can be changed once or less during a hyper page mode cycle ( $t_{HPC}$ ).
- An initial pause of 500 $\mu$ s is required after power-up followed by 8  $\overline{RAS}$  only refresh cycles before proper device operation is achieved. When the internal refresh counter is used, a minimum of 8  $\overline{CAS}$  before  $\overline{RAS}$  refresh cycles instead of 8  $\overline{RAS}$  only refresh cycles are required.
- AC measurements assume  $t_T=2$ ns.
- $V_{IH}$  (min.) and  $V_{IL}$  (max.) are reference levels for measuring timing of input signals. Also, transition times are measured between  $V_{IH}$  and  $V_{IL}$ .
- This parameter is measured with a load equivalent to 2 TTL loads and 100pF.
- $t_{OFF}$  (max.),  $t_{OEZ}$  (max.),  $t_{REZ}$  (max.) and  $t_{WEZ}$  (max.), define the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for a read cycle.
- These parameters are referenced to  $\overline{UCAS}$ ,  $\overline{LCAS}$  leading edge in early write cycles and to  $\overline{WE}$  leading edge in Read-Modify-Write cycles.
- $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{CWD}$ ,  $t_{AWD}$  and  $t_{CPWD}$  are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If  $t_{WCS} \geq t_{WCS}$  (min.), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) through the entire cycle; If  $t_{RWD} \geq t_{RWD}$  (min.),  $t_{CWD} \geq t_{CWD}$  (min.),  $t_{AWD} \geq t_{AWD}$  (min.) and  $t_{CPWD} \geq t_{CPWD}$  (min.) (Hyper Page Mode), the cycle is a Read-Modify-Write cycle and the data out will contain data read from the selected cell; If neither of the above sets of conditions are satisfied, the condition of the data out (at access time) is indeterminate.
- Operation within the  $t_{RCD}$  (max.) limit insures that  $t_{RAC}$  can be met.  $t_{RCD}$  (max.) is specified as a reference point only: If  $t_{RCD}$  is greater than the specified  $t_{RCD}$  (max.) limit, then access time is controlled by  $t_{CAC}$ .
- Operation within the  $t_{RAD}$  (max.) limit insures that  $t_{RAC}$  (max.) can be met.  $t_{RAD}$  (max.) is specified as a reference point only: If  $t_{RAD}$  is greater than the specified  $t_{RAD}$  (max.) limit, then access time is controlled by  $t_{AA}$ .
- If  $\overline{RAS}$  goes to high before  $\overline{CAS}$  high going, the open circuit condition of the output is achieved by  $\overline{CAS}$  high going ( $t_{OFF}$ ). If  $\overline{CAS}$  goes to high before  $\overline{RAS}$  high going, the open circuit condition of the output is achieved by  $\overline{RAS}$  high going ( $t_{REZ}$ ).



## Data Out Hi-Z Control Logic

| $\overline{\text{RAS}}$  | $\overline{\text{CAS}}$   | $\overline{\text{OE}}$  | $\overline{\text{WE}}$  | Timing Specification |
|--|---|---|---|----------------------|
| "H"  |  | "L"   | "H"   | $t_{\text{OFF}}$     |
|  | "H"   | "L"   | "H"   | $t_{\text{REZ}}$     |
| "L"  | "L"   |  | "H"   | $t_{\text{OEZ}}$     |
| "L"  | "H"   | "L"   |  | $t_{\text{WEZ}}$     |

## Data Out Lo-Z Control Logic

| $\overline{\text{RAS}}$ | $\overline{\text{CAS}}$   | $\overline{\text{OE}}$  | $\overline{\text{WE}}$ | Timing Specification |
|-------------------------|---|---|------------------------|----------------------|
| "L"                     |  | "L"   | "H"                    | $t_{\text{CLZ}}$     |
| "L"                     | "L"   |  | "H"                    | $t_{\text{OLZ}}$     |
| "L"                     | "L"   |  | "H"                    | $t_{\text{OLZ}}$     |