

4,194,304 WORD X 16 BIT EDO (HYPER PAGE) DYNAMIC RAM**Description**

The TC5165165AJ/AFT is the EDO (hyper page) dynamic RAM organized 4,194,304 words by 16 bits. The TC5165165AJ/AFT utilizes Toshiba's CMOS silicon gate process technology as well as advanced circuit techniques to provide wide operating margins, both internally and to the system user. Multiplexed address inputs permit the TC5165165AJ/AFT to be packaged in a 50 pin plastic SOJ, and a 50 pin plastic TSOP. The package size provides high system bit densities and is compatible with widely available automated testing and insertion equipment. System oriented features include single power supply of $3.3V \pm 0.3V$ tolerance, direct interfacing capability with high performance logic families such as Schottky LVTTTL.

Features

- 4,194,304 word by 16 bit organization
- Fast access time and cycle time
- Single power supply of $3.3V \pm 0.3V$ with a built-in V_{BB} generator
- Low Power
 - 504mW MAX. Operating
 - (TC5165165AJ/AFT-60)
 - 432mW MAX. Operating
 - (TC5165165AJ/AFT-70)
 - 1.8mW MAX. Standby
- Outputs unlatched at cycle end allows two-dimensional chip selection
- Read-Modify-Write, \overline{CAS} before \overline{RAS} refresh, \overline{RAS} -only refresh, Hidden refresh, EDO (Hyper Page Mode) and Test Mode capability
- All inputs and outputs LVTTTL compatible
- 1024 refresh cycles/16ms
- Package TC5165165AJ: SOJ50-P-
TC5165165AFT: TSOP50-P-400D
- For packaging details see Mechanical Dimensions section

Key Parameters

ITEM	TC5165165AJ/AFT	
	-50	-60
t_{RAC} \overline{RAS} Access Time	50ns	60ns
t_{AA} Column Address Access Time	25ns	30ns
t_{CAC} \overline{CAS} Access Time	13ns	15ns
t_{RC} Cycle Time	84ns	104ns
t_{HPC} Hyper Page Mode Cycle Time	20ns	25ns

1. This technical data may be controlled under U.S. Export Administration Regulations and may be subject to the approval of the U.S. Department of Commerce prior to export. Any export or re-export, directly or indirectly, in contravention of the U.S. Export Administration Regulations is strictly prohibited.

2. LIFE SUPPORT POLICY

Toshiba products described in this document are not authorized for use as critical components in life support systems without the written consent of the appropriate officer of Toshiba America, Inc. Life support systems are either systems intended for surgical implant in the body or systems which sustain life.

A critical component in any component of a life support system whose failure to perform may cause a malfunction of the life support system, or may affect its safety or effectiveness.

3. The information in this document has been carefully checked and is believed to be reliable; however no responsibility can be assumed for inaccuracies that may not have been caught. All information in this data book is subject to change without prior notice. Furthermore, Toshiba cannot assume responsibility for the use of any license under the patent rights of Toshiba or any third parties.

Pin Name

A0 ~ A11	Address Inputs
$\overline{\text{RAS}}$	Row Address Strobe
$\overline{\text{UCAS}}$	Column Address Strobe/ Upper Byte Control
$\overline{\text{LCAS}}$	Column Address Strobe/ Lower Byte Control
$\overline{\text{WE}}$	Write Enable
$\overline{\text{OE}}$	Output Enable
I/O1 ~ I/O16	Data Input/Output
V_{CC}	Power (+3.3V)
V_{SS}	Ground
NC	No Connection

Pin Connection (Top View)


Plastic SOJ

V_{CC}	1	50	V_{SS}
I/O1	2	49	I/O16
I/O2	3	48	I/O15
I/O3	4	47	I/O14
I/O4	5	46	I/O13
V_{CC}	6	45	V_{SS}
I/O5	7	44	I/O12
I/O6	8	43	I/O11
I/O7	9	42	I/O10
I/O8	10	41	I/O9
NC	11	40	NC
V_{CC}	12	39	V_{SS}
$\overline{\text{WE}}$	13	38	$\overline{\text{LCAS}}$
$\overline{\text{RAS}}$	14	37	$\overline{\text{UCAS}}$
NC	15	36	$\overline{\text{OE}}$
NC	16	35	NC
NC	17	34	NC
NC	18	33	NC
A0	19	32	A11R
A1	20	31	A10R
A2	21	30	A9
A3	22	29	A8
A4	23	28	A7
A5	24	27	A6
V_{CC}	25	26	V_{SS}

Plastic TSOP
(Normal Bend Type)

V_{CC}	1	50	V_{SS}
I/O1	2	49	I/O16
I/O2	3	48	I/O15
I/O3	4	47	I/O14
I/O4	5	46	I/O13
V_{CC}	6	45	V_{SS}
I/O5	7	44	I/O12
I/O6	8	43	I/O11
I/O7	9	42	I/O10
I/O8	10	41	I/O9
NC	11	40	NC
V_{CC}	12	39	V_{SS}
$\overline{\text{WE}}$	13	38	$\overline{\text{LCAS}}$
$\overline{\text{RAS}}$	14	37	$\overline{\text{UCAS}}$
NC	15	36	$\overline{\text{OE}}$
NC	16	35	NC
NC	17	34	NC
NC	18	33	NC
A0	19	32	A11R
A1	20	31	A10R
A2	21	30	A9
A3	22	29	A8
A4	23	28	A7
A5	24	27	A6
V_{CC}	25	26	V_{SS}

Block Diagram



Absolute Maximum Ratings

ITEM	SYMBOL	RATING	UNIT	NOTE
Input Voltage	V _{IN}	-0.5 ~ V _{CC} + 0.3	V	1
Output Voltage	V _{OUT}	-0.5 ~ V _{CC} + 0.3	V	1
Power Supply Voltage	V _{CC}	-0.3 ~ 4.6	V	1
Operating Temperature	T _{OPR}	0 ~ 70	°C	1
Storage Temperature	T _{STG}	-55 ~ 150	°C	1
Soldering Temperature (10s)	T _{SOLDER}	260	°C	1
Power Dissipation	P _D	1.0	W	1
Short Circuit Output Current	I _{OUT}	50	mA	1

Recommended DC Operating Conditions (Ta = 0 ~ 70°C)

SYMBOL	PARAMETER	MIN.	TYP	MAX	UNIT	NOTE
V _{CC}	Supply Voltage	3.0	3.3	3.6	V	2
V _{IH}	Input High Voltage	2.0	-	V _{CC} + 0.3*	V	2
V _{IL}	Input Low Voltage	-0.3**	-	0.8	V	2

*V_{CC} + 1.2V at pulse width ≤ 20ns (pulse width is measured at V_{CC}).**-1.2V at pulse width ≤ 20ns (pulse width is measured at V_{SS}).DC Electrical Characteristics (V_{CC} = 3.3V±0.3V, Ta = 0 ~ 70°C)

SYMBOL	PARAMETER	MIN.	MAX	UNIT	NOTES	
I _{CC1}	OPERATING CURRENT Average Power Supply Operating Current (\overline{RAS} , \overline{CAS} , Address Cycling: t _{RC} =t _{RC} MIN.)	TC5165165AJ/AFT-50	-	140	mA	3, 4, 5
		TC5165165AJ/AFT-50	-	120		
I _{CC2}	STANDBY CURRENT Power Supply Standby Current ($\overline{RAS}=\overline{CAS}=V_{IH}$)	-	1	mA		
I _{CC3}	RAS ONLY REFRESH CURRENT Average Power Supply Current, RAS Only Mode (RAS Cycling, $\overline{CAS}=V_{IH}$; t _{RC} =t _{RC} MIN.)	TC5165165AJ/AFT-60	-	140	mA	3, 5
		TC5165165AJ/AFT-50	-	120		
I _{CC4}	HYPER PAGE MODE CURRENT Average Power Supply Current, Hyper Page Mode ($\overline{RAS}=V_{IL}$, \overline{CAS} , Address Cycling: t _{HPC} =t _{HPC} MIN.)	TC5165165AJ/AFT-50	-	105	mA	3, 5
		TC5165165AJ/AFT-50	-	85		
I _{CC5}	STANDBY CURRENT Power Supply Standby Current ($\overline{RAS}=\overline{CAS}=V_{CC}-0.2V$)	-	500	μA		
I _{CC6}	CAS BEFORE RAS REFRESH CURRENT Average Power Supply Current, CAS Before RAS Mode (\overline{RAS} , \overline{CAS} , Cycling: t _{RC} =t _{RC} MIN.)	TC5165165AJ/AFT-50	-	140	mA	3, 5
		TC5165165AJ/AFT-50	-	120		
I _{I(L)}	INPUT LEAKAGE CURRENT Input Leakage Current, any input (0V ≤ V _{IN} ≤ V _{CC} , All Other Pins Not Under Test=0V)	-10	10	μA		
I _{O(L)}	OUTPUT LEAKAGE CURRENT (D _{OUT} is disabled, (0V ≤ V _{OUT} ≤ V _{CC}))	-10	10	μA		
V _{OH}	OUTPUT LEVEL Output "H" Level Voltage (I _{OUT} = -2mA)	2.4	-	V		
V _{OL}	OUTPUT LEVEL Output "L" Level Voltage (I _{OUT} =2mA)	-	0.4	V		

Electrical Characteristics and Recommended AC Operating Conditions ($V_{CC} = 3.3V \pm 0.3V$, $T_a = 0 \sim 70^\circ C$)
(Notes 6,7,8)

SYMBOL	PARAMETER	TC5165165AJ/AFT				UNIT	NOTES
		-50		-60			
		MIN	MAX	MIN	MAX		
t_{RC}	Random Read or Write Cycle Time	84	-	104	-	ns	
t_{RMW}	Read-Modify-Write Cycle	111	-	135	-	ns	
t_{RAC}	Access Time from \overline{RAS}	-	50	-	60	ns	9, 14, 15
t_{CAC}	Access Time from \overline{CAS}	-	13	-	15	ns	9, 14
t_{AA}	Access Time from Column Address	-	25	-	30	ns	9, 15
t_{CPA}	Access Time from \overline{CAS} Precharge	-	28	-	35	ns	9
t_{CLZ}	\overline{CAS} to Output in Low-Z	0	-	0	-	ns	9
t_{OFF}	Output Buffer Turn-off Delay	0	13	0	15	ns	10, 16
t_T	Transition Time (Rise and Fall)	1	50	1	50	ns	8
t_{RP}	\overline{RAS} Precharge Time	30	-	40	-	ns	
t_{RAS}	\overline{RAS} Pulse Width	50	10,000	60	10,000	ns	
t_{RASp}	\overline{RAS} Pulse Width (Hyper Page Mode)	50	100,000	60	100,000	ns	
t_{RSH}	\overline{RAS} Hold Time	8	-	10	-	ns	
t_{RHCP}	\overline{RAS} Hold Time from \overline{CAS} Precharge (Hyper Page Mode)	28	-	35	-	ns	
t_{CSH}	\overline{CAS} Hold Time	35	-	40	-	ns	
t_{CAS}	\overline{CAS} Pulse Width	8	10,000	10	10,000	ns	
t_{RCD}	\overline{RAS} to \overline{CAS} Delay Time	11	37	14	45	ns	14
t_{RAD}	\overline{RAS} to Column Address Delay Time	9	25	12	30	ns	15
t_{CRP}	\overline{CAS} to \overline{RAS} Precharge Time	5	-	5	-	ns	
t_{CP}	\overline{CAS} Precharge Time	8	-	10	-	ns	
t_{ASR}	Row Address Set-Up Time	0	-	0	-	ns	
t_{RAH}	Row Address Hold Time	7	-	10	-	ns	
t_{ASC}	Column Address Set-Up Time	0	0	0	0	ns	
t_{CAH}	Column Address Hold Time	7	-	10	-	ns	
t_{RAL}	Column Address to \overline{RAS} Lead Time	25	-	30	-	ns	
t_{RCS}	Read Command Set-Up Time	0	-	0	-	ns	
t_{RCH}	Read Command Hold Time	0	-	0	-	ns	11
t_{RRH}	Read Command Hold Time referenced to \overline{RAS}	0	-	0	-	ns	11
t_{WCH}	Write Command Hold Time	7	-	10	-	ns	
t_{Wp}	Write Command Pulse Width	7	-	10	-	ns	
t_{RWL}	Write Command to \overline{RAS} Lead Time	8	-	10	-	ns	

Electrical Characteristics and Recommended AC Operating Conditions (Cont)

SYMBOL	PARAMETER	TC5165165AJ/AFT				UNIT	NOTES
		-50		-60			
		MIN	MAX	MIN	MAX		
t _{CWL}	Write Command to CAS Lead Time	7	-	10	-	ns	
t _{DS}	Data Set-Up Time	0	-	0	-	ns	12
t _{DH}	Data Hold Time	7	-	10	-	ns	12
t _{REF}	Refresh Period	-	64	-	64	ms	
t _{WCS}	Write Command Set-Up Time	0	-	0	-	ns	13
t _{CWD}	$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ Delay Time	30	-	34	-	ns	13
t _{RWD}	$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ Delay Time	67	-	79	-	ns	13
t _{AWD}	Column Address to $\overline{\text{WE}}$ Delay Time	42	-	49	-	ns	13
t _{CPWD}	$\overline{\text{CAS}}$ Precharge to $\overline{\text{WE}}$ Delay Time	45	-	54	-	ns	13
t _{CSR}	CAS Set-Up Time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Cycle)	5	-	5	-	ns	
t _{CHR}	$\overline{\text{CAS}}$ Hold Time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Cycle)	7	-	10	-	ns	
t _{RPC}	$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Precharge Time	5	-	5	-	ns	
t _{ROH}	$\overline{\text{RAS}}$ Hold Time referenced to $\overline{\text{OE}}$	7	-	10	-	ns	
t _{OEa}	$\overline{\text{OE}}$ Access Time	-	13	-	15	ns	9
t _{OED}	$\overline{\text{OE}}$ to Data Delay	13	-	15	-	ns	
t _{OLZ}	$\overline{\text{OE}}$ to Output in Low-Z	0	-	0	-	ns	
t _{OEZ}	Output buffer turn off Delay Time from $\overline{\text{OE}}$	0	13	0	15	ns	10
t _{OEh}	$\overline{\text{OE}}$ Command Hold Time	7	-	10	-	ns	
t _{ODS}	Output Disable Set-Up Time	0	-	0	-	ns	
t _{WTS}	Write Command Set-Up Time (Test Mode In)	5	-	5	-	ns	
t _{WTH}	Write Command Hold Time (Test Mode In)	7	-	10	-	ns	
t _{WRP}	$\overline{\text{WE}}$ to $\overline{\text{RAS}}$ Precharge Time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Cycle)	5	-	5	-	ns	
t _{WRH}	$\overline{\text{WE}}$ to $\overline{\text{RAS}}$ Hold Time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Cycle)	7	-	10	-	ns	
t _{RNCD}	$\overline{\text{RAS}}$ to next $\overline{\text{CAS}}$ Delay Time (Hyper Page Mode)	50	-	60	-	ns	
t _{HPC}	Hyper Page Mode Cycle Time	20	-	25	-	ns	
t _{HPRWC}	Hyper Page Mode Read-Modify-Write Cycle Time	56	-	68	-	ns	
t _{COH}	Output Data Hold Time	5	-	5	-	ns	
t _{REZ}	Output Buffer Turn-off Delay from $\overline{\text{RAS}}$	0	13	0	15	ns	10, 16
t _{WEZ}	Output Buffer Turn-off Delay from $\overline{\text{WE}}$	0	13	0	15	ns	10
t _{WED}	$\overline{\text{WE}}$ to Data Delay	13	-	15	-	ns	
t _{OE}	$\overline{\text{OE}}$ Pulse Width	13	-	15	-	ns	
t _{OEP}	$\overline{\text{OE}}$ Precharge Time	8	-	10	-	ns	
t _{CPO}	$\overline{\text{CAS}}$ to $\overline{\text{OE}}$ Precharge Time	5	-	5	-	ns	
t _{och}	$\overline{\text{CAS}}$ Hold Time referenced to $\overline{\text{OE}}$	7	-	10	-	ns	

Capacitance (V_{CC} = 3.3V±0.3V, f = 1MHz, Ta = 0 ~ 70°C)





SYMBOL	PARAMETER	MIN	MAX	UNIT
C _{I1}	Input Capacitance (A0 ~ A11)	-	5	pF
C _{I2}	Input Capacitance ($\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, $\overline{\text{OE}}$)	-	7	
C _O	Input Capacitance (I/O1 ~ I/O16)	-	7	

Notes:




1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.
2. All voltages are referenced to V_{SS} .
3. I_{CC1} , I_{CC3} , I_{CC4} , I_{CC6} depend on cycle rate.
4. I_{CC1} , I_{CC4} depend on output loading. Specified values are obtained with the output open.
5. Address can be changed one or less while $\overline{RAS}=V_{IL}$. In case of I_{CC4} , it can be changed once or less during a hyper page mode cycle (t_{HPC}).
6. An initial pause of 200 μ s is required after power-up followed by 8 \overline{RAS} only refresh cycles before proper device operation is achieved. When the internal refresh counter is used, a minimum of 8 \overline{CAS} before \overline{RAS} refresh cycles instead of 8 \overline{RAS} only refresh cycles are required.
7. AC measurements assume $t_T=2$ ns.
8. V_{IH} (min.) and V_{IL} (max.) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
9. Measured with a load equivalent to 100pF at $V_{OH}=2.0$ V ($I_{OUT}=-2$ mA), $V_{OL}=0.8$ V ($I_{OUT}=2$ mA).
10. t_{OFF} (max.), t_{OEZ} (max.), t_{REZ} (max.) and t_{WEZ} (max.) define the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
11. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
12. These parameters are referenced to \overline{CAS} leading edge in early write cycles and to \overline{WE} leading edge in Read-Modify-Write cycles.
13. t_{WCS} , t_{RWD} , t_{CWD} , t_{AWD} and t_{CPWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If $t_{WCS} \geq t_{WCS}(\text{min.})$, the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) through the entire cycle; If $t_{RWD} \geq t_{RWD}(\text{min.})$, $t_{CWD} \geq t_{CWD}(\text{min.})$, $t_{AWD} \geq t_{AWD}(\text{min.})$ and $t_{CPWD} \geq t_{CPWD}(\text{min.})$ (Hyper Page Mode), the cycle is a Read-Modify-Write cycle and the data out will contain data read from the selected cell: If neither of the above sets of conditions are satisfied, the condition of the data out (at access time) is indeterminate.
14. Operation within the t_{RCD} (max.) limit insures that t_{RAC} can be met. t_{RCD} (max.) is specified as a reference point only: If t_{RCD} is greater than the specified t_{RCD} (max.) limit, then access time is controlled by t_{CAC} .
15. Operation within the t_{RAD} (max.) limit insures that t_{RAC} (max.) can be met. t_{RAD} (max.) is specified as a reference point only: If t_{RAD} is greater than the specified t_{RAD} (max.) limit, then access time is controlled by t_{AA} .
16. If \overline{RAS} goes to high before \overline{CAS} high going, the open circuit condition of the output is achieved by \overline{CAS} high going (t_{OFF}). If \overline{CAS} goes to high before \overline{CAS} high going, the open circuit condition of the output is achieved by \overline{RAS} high going (t_{REZ}).

www.DataSheet4U.com

Data Out Hi-Z Control Logic

$\overline{\text{RAS}}$	$\overline{\text{UCAS}}, \overline{\text{LCAS}}$	$\overline{\text{OE}}$	$\overline{\text{WE}}$	Timing Specification
"H"		"L"	"H"	t_{OFF}
	"H"	"L"	"H"	t_{REZ}
"L"	"L"		"H"	t_{OEZ}
"L"	"H"	"L"		t_{WEZ}

Data Out Lo-Z Control Logic

$\overline{\text{RAS}}$	$\overline{\text{UCAS}}, \overline{\text{LCAS}}$	$\overline{\text{OE}}$	$\overline{\text{WE}}$	Timing Specification
"L"		"L"	"H"	t_{CLZ}
"L"	"L"		"H"	t_{OLZ}
"L"	"L"		"H"	t_{OLZ}