

### SILICON GATE CMOS

### 131,072 WORD x 8 BIT CMOS PSEUDO STATIC RAM

#### Description

The TC518129AFWI is a 1M bit high speed CMOS pseudo static RAM organized as 131,072 words by 8 bits. The TC518129AFWI utilizes a one transistor dynamic memory cell with CMOS peripheral circuitry to provide high capacity, high speed and low power storage. The TC518129AFWI operates from a single 5V power supply. Refreshing is supported by a refresh ( $\overline{\text{RFSH}}$ ) input which enables two types of refreshing - auto refresh and self refresh. The TC518129AFWI features a static RAM-like interface with a write cycle in which the input data is written into the memory cell at the rising edge of R/W thus simplifying the microprocessor interface.

A CS standby mode interface is incorporated in the TC518129AFWI, with the CE2 pin in the TC518128A family changed to a CS pin. The TC518129AFWI is guaranteed over an operating temperature range of  $-40 \sim 85^\circ\text{C}$  so the TC518129AFWI is suitable for use in wide operating temperature systems. It is available in a 32-pin, 0.525 inch small outline plastic flat package.


#### Features

- Organization: 131,072 words x 8 bits
- Single 5V power supply
- Fast access time

$t_{\text{CEA}}$ $\overline{\text{CE}}$ Access Time	100ns
$t_{\text{OEA}}$ $\overline{\text{OE}}$ Access Time	40ns
$t_{\text{RC}}$ Cycle Time	160ns
Power Dissipation	330mW
Self Refresh Current	200 $\mu\text{A}$

- Auto refresh is supported by an internal refresh address counter
- Self refresh is supported by an internal timer
- Wide operating temperature:  $-40 \sim 85^\circ\text{C}$
- Inputs and outputs TTL compatible
- Refresh: 512 refresh cycles/8ms
- Auto refresh power down feature
- Package
  - TC518129AFWI: SOP32-P-525


#### Pin Connection



#### Pin Names

A0 ~ A16	Address Inputs
R/W	Read/Write Control Input
$\overline{\text{OE}}$	Output Enable Input
$\overline{\text{RFSH}}$	Refresh Input
$\overline{\text{CE}}$	Chip Enable Input
CS	Chip Select Input
I/O1 ~ I/O8	Data Inputs/Outputs
$V_{\text{DD}}$	Power
GND	Ground

Block Diagram



Operating Mode

MODE \ PIN	$\overline{CE}$	CS	$\overline{OE}$	R/W	$\overline{RFSH}$	A0 - A16	I/O1 - 8
Read	L	H	L	H	*	V*	OUT
Write	L	H	*	L	*	V*	IN
$\overline{CE}$ only Refresh	L	H	H	H	*	V*	HZ
CS Standby	L	L	*	*	*	*	HZ
Auto/Self Refresh	H	*	*	*	L	*	HZ
Standby	H	*	*	*	H	*	HZ

H = High level input ( $V_{IH}$ )

L = Low level input ( $V_{IL}$ )

\* =  $V_{IH}$  or  $V_{IL}$

V\* = At the falling edge of  $\overline{CE}$ , all address inputs are latched. At all other times, the address inputs are "\*\*".

HZ = High impedance

Maximum Ratings

SYMBOL	ITEM	RATING	UNIT	NOTES
$V_{IN}$	Input Voltage	-1.0 ~ 7.0	V	1
$V_{OUT}$	Output Voltage	-1.0 ~ 7.0	V	
$V_{DD}$	Power Supply Voltage	-1.0 ~ 7.0	V	
$T_{OPR}$	Operating Temperature	-40 ~ 85	°C	
$T_{STRG}$	Storage Temperature	-55 ~ 150	°C	
$T_{SOLDER}$	Soldering Temperature • Time	260 • 10	°C • sec	
$P_D$	Power Dissipation	600	mW	
$I_{OUT}$	Short Circuit Output Current	50	mA	

## DC Recommended Operating Conditions

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT	NOTES
$V_{DD}$	Power Supply Voltage	4.5	5.0	5.5	V	2
$V_{IH}$	Input High Voltage	2.4	–	$V_{DD} + 1.0$	V	
$V_{IL}$	Input Low Voltage	-1.0	–	0.8	V	

DC Characteristics ( $T_a = -40 \sim 85^\circ\text{C}$ ,  $V_{DD} = 5V \pm 10\%$ )

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT	NOTES
$I_{DDO}$	Operating Current (Average) $\overline{CE}$ , Address cycling: $t_{RC} = t_{RC}$ min.	–	40	60	mA	3,4
$I_{DDS1}$	Standby Current $\overline{CE} = V_{IH}$ , $RFSH = V_{IH}$	–	–	1	mA	
$I_{DDS2}$	Standby Current $\overline{CE} = V_{DD} - 0.2V$ , $RFSH = V_{DD} - 0.2V$	–	100	200	$\mu\text{A}$	
$I_{DDF1}$	Self Refresh Current (Average) $\overline{CE} = V_{IH}$ , $RFSH = V_{IL}$	–	–	1	mA	
$I_{DDF2}$	Self Refresh Current (Average) $\overline{CE} = V_{DD} - 0.2V$ , $RFSH = 0.2V$	–	100	200	$\mu\text{A}$	
$I_{DDF3}$	Auto Refresh Current (Average) $RFSH$ cycling: $t_{FC} = t_{FC}$ min	–	–	2	mA	
$I_{DDF4}$	$\overline{CE}$ only Refresh Current (Average) $\overline{CE}$ , Address cycling: $t_{RC} = t_{RC}$ min.	–	40	60	mA	3
$I_{(L)}$	Input Leakage Current $0V \leq V_{IN} \leq V_{DD}$ , All other Inputs not under test = 0V	–	–	$\pm 10$	$\mu\text{A}$	
$I_{O(L)}$	Output Leakage Current Output Disabled ( $\overline{CE} = V_{IH}$ or $\overline{OE} = V_{IH}$ or $R/W = V_{IL}$ ), $0V \leq V_{OUT} \leq V_{DD}$	–	–	$\pm 10$	$\mu\text{A}$	
$V_{OH}$	Output High Level $I_{OH} = -5\text{mA}$	2.4	–	–	V	
$V_{OL}$	Output Low Level $I_{OL} = 4.2\text{mA}$	–	–	0.4	V	

Capacitance\* ( $V_{DD} = 5V$ ,  $T_a = 25^\circ\text{C}$ ,  $f = 1\text{MHz}$ )

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
$C_{I1}$	Input Capacitance (A0 ~ A16)	–	5	$\mu\text{F}$
$C_{I2}$	Input Capacitance ( $\overline{CE}$ , CS, $\overline{OE}$ , R/W, $RFSH$ )	–	7	
$C_{IO}$	Input/Output Capacitance	–	7	

\*This parameter is periodically sampled and is not 100% tested.

AC Characteristics (Ta = -40 ~ 85°C, V<sub>DD</sub> = 5V±10%) (Notes: 5, 6, 7, 8)

SYMBOL	PARAMETER	-10		UNIT	NOTES	
		MIN.	MAX.			
t <sub>RC</sub>	Random Read, Write Cycle Time	160	–			
t <sub>RMW</sub>	Read Modify Write Cycle Time	235	–			
t <sub>CE</sub>	$\overline{CE}$ Pulse Width	100	10,000			
t <sub>p</sub>	$\overline{CE}$ Precharge Time	50	–			
t <sub>CEA</sub>	$\overline{CE}$ Access Time	–	100			
t <sub>OEa</sub>	$\overline{OE}$ Access Time	–	40			
t <sub>CLZ</sub>	$\overline{CE}$ to Output in Low -Z	30	–			
t <sub>OLZ</sub>	$\overline{OE}$ to Output in Low -Z	0	–			
t <sub>WLZ</sub>	Output Active from End of Write	0	–			
t <sub>CHZ</sub>	Chip Disable to Output in High-Z	0	30		9	
t <sub>OHZ</sub>	$\overline{OE}$ Disable to Output in High-Z	0	30		9	
t <sub>WHZ</sub>	Write Enable to Output in High-Z	0	30		9	
t <sub>ODS</sub>	$\overline{OE}$ Output Disable Setup Time	0	–			
t <sub>ODH</sub>	$\overline{OE}$ Output Disable Hold Time	10	–			
t <sub>RCS</sub>	Read Command Setup Time	0	–			
t <sub>RCH</sub>	Read Command Hold Time	0	–			
t <sub>CSS</sub>	Chip Select Setup Time	0	–	ns		
t <sub>CSH</sub>	Chip Select Hold Time	25	–			
t <sub>WP</sub>	Write Pulse Width	70	–			
t <sub>WCH</sub>	Write Command Hold Time	70	10,000			
t <sub>CWL</sub>	Write Command to $\overline{CE}$ Lead Time	70	10,000			
t <sub>DSW</sub>	Data Setup Time from R/W	35	–			10
t <sub>DSC</sub>	Data Setup Time from $\overline{CE}$	35	–			10
t <sub>DHW</sub>	Data Hold Time from R/W	0	–			10
t <sub>DHC</sub>	Data Hold Time from $\overline{CE}$	0	–			10
t <sub>ASC</sub>	Address Setup Time	0	–			11
t <sub>AHC</sub>	Address Hold Time	25	–			11
t <sub>RHC</sub>	$\overline{RFSH}$ Command Hold Time	15	–			
t <sub>FC</sub>	Auto Refresh Cycle Time	160	–			
t <sub>RFD</sub>	$\overline{RFSH}$ Delay Time from $\overline{CE}$	50	–			
t <sub>FAP</sub>	$\overline{RFSH}$ Pulse Width (Auto Refresh)	30	8,000			12
t <sub>FP</sub>	$\overline{RFSH}$ Precharge Time	30	–			12
t <sub>FAS</sub>	$\overline{RFSH}$ Pulse Width (Self Refresh)	8,000	–		12	
t <sub>FRS</sub>	$\overline{CE}$ Delay Time from $\overline{RFSH}$ (Self Refresh)	190	–		12	
t <sub>REF</sub>	Refresh Period (512 cycles, A0 ~ A8)	–	8	ms		
t <sub>T</sub>	Transition Time (Rise and Fall)	3	50	ns		

Notes:

- 1) Stress greater than those listed under "Maximum Ratings" may cause permanent damage to the device.
- 2) All voltages are referenced to GND.
- 3)  $I_{DD0}$  and  $I_{DDF4}$  depend on the cycle time.
- 4)  $I_{DD0}$  depends on the output loading. Specified values are obtained with the outputs open.
- 5) An initial pause of 100 $\mu$ s with high  $\overline{CE}$  is required after power-up before proper device operation is achieved.
- 6) AC measurements assume  $t_T = 5$ ns.

7) Timing reference levels

Input Levels


:  $V_{IH} = 2.6V$   
 $V_{IL} = 0.6V$

Input Reference Levels

:  $V_{IH} = 2.4V$   
 $V_{IL} = 0.8V$

Output Reference Levels

:  $V_{OH} = 2.2V$   
 $V_{OL} = 0.8V$




- 8) Measured with a load equivalent to 2 TTL loads and 100pF.
- 9)  $t_{CHZ}$ ,  $t_{OHZ}$ ,  $t_{WHZ}$  define the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 10) For write cycles, the input data is latched at the earlier of  $R/W$  or  $\overline{CE}$  rising edge. Therefore, the input data must be valid during the setup time ( $t_{DSW}$  or  $t_{DSC}$ ) and hold time ( $t_{DHW}$  or  $t_{DHC}$ ).
- 11) All address inputs are latched at the falling edge of  $\overline{CE}$ . Therefore, all the address inputs must be valid during  $t_{ASC}$  and  $t_{AHC}$ .
- 12) The two refresh operations, auto refresh and self refresh, are defined by the  $\overline{RFSH}$  pulse width under the condition  $\overline{CE} = V_{IH}$ .  
 Auto refresh :  $\overline{RFSH}$  pulse width  $\leq t_{FAP}$  (max.)  
 Self refresh :  $\overline{RFSH}$  pulse width  $\geq t_{FAS}$  (min.)

The timing parameter  $t_{FRS}$  must be met for proper device operation under the following conditions:


- after self refresh
- if  $\overline{RFSH} = "L"$  after power-up

Timing Waveforms


Read Cycle




Write Cycle 1 ( $\overline{OE}$  = Fixed High)



Write Cycle 2 ( $\overline{OE}$  Clocked)




Write Cycle 3 ( $\overline{OE}$  Fixed Low)




: H or L

Read Modify Write Cycle



CE Only Refresh




NOTE : A9 ~ A16 =  $V_{IH}$  or  $V_{IL}$


▨ : H or L



Auto Refresh



Self Refresh



CS Standby Mode

