



**TC51832P-85, TC51832P-10**  
**TC51832P-12**

MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNITS	NOTES
V <sub>IN</sub>	Input Voltage	-1.0 ~ 7.0	V	1
V <sub>OUT</sub>	Output Voltage	-1.0 ~ 7.0	V	
V <sub>DD</sub>	Power Supply Voltage	-1.0 ~ 7.0	V	
T <sub>OPR</sub>	Operating Temperature	0 ~ 70	°C	
T <sub>STG</sub>	Storage Temperature	-55 ~ 150	°C	
T <sub>SOLDER</sub>	Soldering Temperature · Time	260 · 10	°C · sec	
P <sub>D</sub>	Power Dissipation	600	mW	
I <sub>OUT</sub>	Short Circuit Output Current	50	mA	

D.C. RECOMMENDED OPERATING CONDITIONS (T<sub>a</sub>=0 ~ 70°C)

SYMBOL	ITEM	MIN.	TYP.	MAX.	UNIT	NOTES
V <sub>DD</sub>	Power Supply Voltage	4.5	5.0	5.5	V	2
V <sub>IH</sub>	Input High Voltage	2.4	-	6.5	V	
V <sub>IL</sub>	Input low Voltage	-1.0	-	0.8	V	

D.C. ELECTRICAL CHARACTERISTICS (V<sub>DD</sub>=5V±10%, T<sub>a</sub>=0 ~ 70°C)

SYMBOL	PARAMETER	MIN.	MAX.	UNITS	NOTES	
I <sub>DDO</sub>	OPERATING CURRENT Average Power Supply Operating Current ( $\overline{CE}$ , Address Cycling: t <sub>RC</sub> =t <sub>RC</sub> MIN)	TC51832P-85	-	55	mA	3,4
		TC51832P-10	-	45		
		TC51832P-12	-	40		
I <sub>DDSI</sub>	STANDBY CURRENT 1 Power Supply Standby Current, TTL Level Input ( $\overline{CE}=\overline{OE}/\overline{RFSH}=V_{IH}$ )	-	1	mA		
I <sub>DDF</sub>	SELF REFRESH CURRENT Average Power Supply Self Refresh Current ( $\overline{CE}=V_{DD}-0.2V$ , $\overline{OE}/\overline{RFSH}=0.2V$ )	-	1	mA		
I <sub>I(L)</sub>	INPUT LEAKAGE CURRENT Input Leakage Current, any Input ( $0V \leq V_{IN} \leq V_{DD}$ , All Other Inputs not under Test=0V)	-10	10	μA		
I <sub>O(L)</sub>	OUTPUT LEAKAGE CURRENT (D <sub>OUT</sub> is disable, $0V \leq V_{OUT} \leq V_{DD}$ )	-10	10	μA		
V <sub>OH</sub>	OUTPUT HIGH LEVEL Output "H" Level Voltage (I <sub>OUT</sub> =-5mA)	2.4	-	V		
V <sub>OL</sub>	OUTPUT LOW LEVEL Output "L" Level Voltage (I <sub>OUT</sub> =4.2mA)	-	0.4	V		

# TC51832P-85, TC51832P-10 TC51832P-12

## ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(V<sub>DD</sub>=5V±10%, T<sub>a</sub>=0 ~ 70°C) (Notes 5, 6, 7, 8, 9)

SYMBOL	PARAMETER	TC51832P-85		TC51832P-10		TC51832P-12		UNITS	NOTES
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
t <sub>RC</sub>	Random Read or Write Cycle Time	135	-	160	-	190	-	ns	
t <sub>RNW</sub>	Read Write Cycle Time	200	-	240	-	280	-	ns	
t <sub>CE</sub>	$\overline{CE}$ Pulse Width	85	10,000	100	10,000	120	10,000	ns	
t <sub>P</sub>	$\overline{CE}$ Precharge Time	40	-	50	-	60	-	ns	
t <sub>CEA</sub>	$\overline{CE}$ Access Time	-	85	-	100	-	120	ns	
t <sub>OEA</sub>	$\overline{OE}$ Access Time	-	35	-	40	-	50	ns	
t <sub>CLZ</sub>	$\overline{CE}$ to Output in Low-Z	10	-	10	-	10	-	ns	
t <sub>OLZ</sub>	$\overline{OE}$ to Output in Low-Z	0	-	0	-	0	-	ns	
t <sub>MLZ</sub>	R/W to Output in Low-Z	0	-	0	-	0	-	ns	
t <sub>CHZ</sub>	$\overline{CE}$ to Output in High-Z	0	20	0	30	0	30	ns	10
t <sub>OHZ</sub>	$\overline{OE}$ to Output in High-Z	0	20	0	30	0	30	ns	10
t <sub>MHZ</sub>	R/W to Output in High-Z	0	20	0	30	0	30	ns	10
t <sub>OHC</sub>	$\overline{OE}$ Hold Time Referenced to $\overline{CE}$	0	-	0	-	0	-	ns	
t <sub>OSC</sub>	$\overline{OE}$ Set-Up Time Referenced to $\overline{CE}$	10	-	10	-	10	-	ns	
t <sub>RCS</sub>	Read Command Set-Up Time	0	-	0	-	0	-	ns	
t <sub>RCH</sub>	Read Command Hold Time	0	-	0	-	0	-	ns	
t <sub>WP</sub>	Write Pulse Width	60	-	70	-	85	-	ns	
t <sub>WCH</sub>	Write Command Hold Time	60	-	70	-	85	-	ns	
t <sub>CWL</sub>	Write Command to $\overline{CE}$ Lead Time	60	-	70	-	85	-	ns	
t <sub>DSW</sub>	Data Set-Up Time Referenced to R/W	35	-	40	-	50	-	ns	11
t <sub>DSC</sub>	Data Set-Up Time Referenced to $\overline{CE}$	35	-	40	-	50	-	ns	11
t <sub>DHW</sub>	Data Hold Time Referenced to R/W	0	-	0	-	0	-	ns	11
t <sub>DHC</sub>	Data Hold Time Referenced to $\overline{CE}$	0	-	0	-	0	-	ns	11
t <sub>ASC</sub>	Address Set-Up Time	0	-	0	-	0	-	ns	12
t <sub>ARC</sub>	Address Hold Time	20	-	25	-	30	-	ns	12
t <sub>FC</sub>	Auto Refresh Cycle Time	135	-	160	-	190	-	ns	
t <sub>RFD</sub>	$\overline{CE}$ to $\overline{RFSH}$ Delay Time	40	-	50	-	60	-	ns	

**TC51832P-85, TC51832P-10**  
**TC51832P-12**

(Continued)

SYMBOL	PARAMETER	TC51832P-85		TC51832P-10		TC51832P-12		UNITS	NOTES
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
t <sub>FAP</sub>	RFSH Pulse Width (Auto Refresh Cycle)	80	8,000	80	8,000	80	8,000	ns	13
t <sub>FP</sub>	RFSH Precharge Time	30	-	30	-	30	-	ns	13
t <sub>FCE</sub>	RFSH Active to $\overline{CE}$ Delay Time	160	-	190	-	225	-	ns	13
t <sub>FSR</sub>	RFSH Precharge to $\overline{CE}$ Delay Time (Auto Refresh Cycle)	65	-	80	-	95	-	ns	13
t <sub>FAS</sub>	RFSH Pulse Width (Self Refresh Cycle)	8,000	-	8,000	-	8,000	-	ns	13
t <sub>FRS</sub>	RFSH Precharge to $\overline{CE}$ Delay Time (Self Refresh Cycle)	160	-	190	-	225	-	ns	13
t <sub>FST</sub>	RFSH Set-Up Time (Refresh Counter Test Cycle)	10	30	10	30	10	30	ns	
t <sub>FHT</sub>	RFSH Hold Time (Refresh Counter Test Cycle)	65	8,000	65	8,000	65	8,000	ns	
t <sub>REF</sub>	Refresh Period	-	4	-	4	-	4	ms	
t <sub>T</sub>	Transition Time (Rise and Fall)	3	50	3	50	3	50	ns	

# TC51832P-85, TC51832P-10 TC51832P-12

CAPACITANCE ( $V_{DD}=5V\pm 10\%$ ,  $f=1\text{MHz}$ ,  $T_a=0\sim 70^\circ\text{C}$ )

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
CI1	Input Capacitance (A0 ~ A14)	-	5	pF
CI2	Input Capacitance ( $\overline{CE}$ , $\overline{OE}/\overline{RFSH}$ , R/W)	-	7	pF
CIO	Input/Output Capacitance (I/O1 ~ I/O8)	-	7	pF

NOTES:

- 1) Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.
- 2) All voltages are reference to GND.
- 3)  $I_{DDO}$  depend on cycle rate.
- 4)  $I_{DDO}$  depend on output loading. Specified value are obtained with the output open.
- 5) An initial pause of 1ms with high  $\overline{CE}$  and high  $\overline{OE}/\overline{RFSH}$  is required after power-up before proper device operation is achieved.
- 6) AC measurements assume  $t_T=5\text{ns}$ .
- 7)  $V_{IH}(\text{min.})$  and  $V_{IL}(\text{max.})$  are reference levels for measuring timing of input signals. Also, transition times are measured between  $V_{IH}$  and  $V_{IL}$ .
- 8) Measured with a load equivalent to 2 TTL loads and 100pF.
- 9) The  $\overline{OE}/\overline{RFSH}$  input operates as the output enable input( $\overline{OE}$ ) and refresh control input(RFSH) under the condition of that  $\overline{CE}=V_{IL}$  and  $\overline{CE}=V_{IH}$ , respectively.
- 10)  $t_{CHZ}$ ,  $t_{OHZ}$ ,  $t_{WHZ}$  define the time at which the output achieves the open circuit condition and is not reference to output voltage levels.
- 11) In write cycles, the input data is latched at the earlier of R/W or  $\overline{CE}$  rising edge. Therefore the input data must be valid during set-up time( $t_{DSW}$ ,  $t_{DSC}$ ) and hold time( $t_{DHW}$ ,  $t_{DHC}$ ).
- 12) All address are latched at the falling edge of  $\overline{CE}$ . Therefore must be valid during  $t_{ASC}$  and  $t_{AHC}$ .
- 13) Two refresh operation - auto refresh and self refresh are determined by the  $\overline{OE}/\overline{RFSH}$  pulse width under the condition of  $\overline{CE}=V_{IH}$ .

Auto refresh:  $\overline{OE}/\overline{RFSH}$  pulse width  $\leq t_{FAP}(\text{max.})$

Self refresh:  $\overline{OE}/\overline{RFSH}$  pulse width  $\geq t_{FAS}(\text{min.})$

The following timing parameter must be kept before device proper operation is achieved after refresh.


Auto refresh:  $t_{FCE}$  and  $t_{FSR}$

Self refresh:  $t_{FRS}$


# TC51832P-85, TC51832P-10 TC51832P-12

## TIMING CHART

### READ CYCLE




### WRITE CYCLE




# TC51832P-85, TC51832P-10 TC51832P-12

## READ WRITE CYCLE




## CE ONLY REFRESH CYCLE




**TC51832P-85, TC51832P-10**  
**TC51832P-12**

AUTO REFRESH CYCLE



Note) A0~A14, R/W = Don't Care


SELF REFRESH CYCLE



Note) A0~A14, R/W = Don't Care

# TC51832P-85, TC51832P-10 TC51832P-12

## REFRESH COUNTER TEST CYCLE (READ WRITE)



## REFRESH COUNTER TEST

The internal refresh operation of TC51832P can be tested by REFRESH COUNTER TEST. This cycle performs READ/WRITE operation taking the internal counter address as row address and fixed zero as column address.

The test procedure is as follows.


- ① Write "0" into all the memory cells at normal write mode.
- ② Read "0" out and write "1" in each cell by performing REFRESH COUNTER TEST.  
Repeat this operation 256 times.
- ③ Check "1" out of 256 bits at normal read mode, which was written at ②
- ④ Read "1" out and write "0" in each cell by performing REFRESH COUNTER TEST.  
Repeat this operation 256 times.
- ⑤ Check "0" out of 256 bits at normal read mode, which was written at ④
- ⑥ Perform the above ① to ⑤ the complement data.

**TC51832P-85, TC51832P-10**  
**TC51832P-12**

**OUTLINE DRAWINGS**

(6D28A-P)

Unit in mm



NOTES: Each lead pitch is 2.54mm. All leads are located within 0.25mm of their true longitudinal position with respect to No.1 and No.28 leads. All dimensions are in millimeters.