

TOSHIBA MOS MEMORY PRODUCT

32,768 WORD × 8 CMOS PSEUDO STATIC RAM
SILICON MONOLITHIC
SILICON GATE CMOS

TC51832PL-85, TC51832PL-10
TC51832PL-12

DESCRIPTION

The TC51832PL is a 256K bit high speed CMOS pseudo static RAM organized as 32,768 words by 8 bits. The TC51832PL utilized one transistor dynamic memory cell with CMOS peripheral circuit to provide large capacity, high speed and low power features. System oriented features include single power supply of $5V \pm 10\%$ tolerance. The $\overline{OE}/\overline{RFSH}$ input allows two types of refresh operation — auto refresh and self refresh. The TC51832PL also features static RAM like write function that the input data is written into the memory cell at the rising edge of R/W, thus being easy to interface with microprocessor. The TC51832PL is a pin-compatible with 256K bit CMOS static RAM - TC55257P and is moulded a standard 0.6 inch width plastic DIP.

FEATURES

- Organization: 32,768 word 8 bit
- Fast Access Time and Cycle Time
- All inputs and outputs: TTL Compatible
- Low Power Dissipation
 - Operating : 303mW(TC51832PL-85)
248mW(TC51832PL-10)
220mW(TC51832PL-12)
 - Standby : 1.1mW
 - Self Refresh: 1.1mW
- Two types of Refresh Operation Capability
 - Auto Refresh
 - Self Refresh
- Pin compatible with 256K bit CMOS Static RAM TC55257P

PIN CONNECTION


(TOP VIEW)

A14	1	28	VDD
A12	2	27	R/W
A7	3	26	A13
A6	4	25	A8
A5	5	24	A9
A4	6	23	A11
A3	7	22	$\overline{OE}/\overline{RFSH}$
A2	8	21	A10
A1	9	20	CE
A0	10	19	I/O8
I/O1	11	18	I/O7
I/O2	12	17	I/O6
I/O3	13	16	I/O5
GND	14	15	I/O4

PIN NAMES

A0 ~ A14	Address Inputs
R/W	Read/Write Control Input
$\overline{OE}/\overline{RFSH}$	Output Enable/Refresh Input
CE	Chip Enable Input
I/O1 ~ I/O8	Data Input/Output
VDD	Power (+5V)
GND	Ground

BLOCK DIAGRAM



**TC51832PL-85, TC51832PL-10
TC51832PL-12**

MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNITS	NOTES
V _{IN}	Input Voltage	-1.0 ~ 7.0	V	1
V _{OUT}	Output Voltage	-1.0 ~ 7.0	V	1
V _{DD}	Power Supply Voltage	-1.0 ~ 7.0	V	1
T _{OPR}	Operating Temperature	0 ~ 70	°C	1
T _{STG}	Storage Temperature	-55 ~ 150	°C	1
T _{SOLDER}	Soldering Temperature • Time	260 • 10	°C•sec	1
P _D	Power Dissipation	600	mW	1
I _{OUR}	Short Circuit Output Current	50	mA	1

D.C. RECOMMENDED OPERATING CONDITIONS (Ta=0 ~ 70°C)

SYMBOL	ITEM	MIN.	TYP.	MAX.	UNIT	NOTES
V _{DD}	Power Supply Voltage	4.5	5.0	5.5	V	2
V _{IH}	Input High Voltage	2.4	-	6.5	V	2
V _{IL}	Input Low Voltage	-1.0	-	0.8	V	2

D.C. ELECTRICAL CHARACTERISTICS (V_{DD}=5V±10%, Ta=0 ~ 70°C)

SYMBOL	PARAMETER	MIN.	MAX.	UNITS	NOTES
I _{DDO}	OPERATING CURRENT	TC51832PL-85	-	55	mA
	Average Power Supply Operating Current (CE, Address Cycling: t _{RC} =t _{RC} MIN)	TC51832PL-10	-	45	
		TC51832PL-12	-	40	
I _{DDS1}	STANDBY CURRENT 1 Power Supply Standby Current, TTL Level Input (CE=OE/RFSH=V _{IH})	-	1	mA	
I _{DDS2}	STANDBY CURRENT 2 Power Supply Standby Current, CMOS Level Input (CE=OE/RFSH=V _{DD} -0.2V)	-	0.2	mA	
I _{DDF}	SELF REFRESH CURRENT Average Power Supply Self Refresh Current (CE=V _{DD} -0.2V, OE/RFSH=0.2V)	-	0.2	mA	
I _{I(L)}	INPUT LEAKAGE CURRENT Input Leakage Current, any Input (0V ≤ V _{IN} ≤ V _{DD} , All Other Inputs not under Test=0V)	-10	10	μA	
I _{O(L)}	OUTPUT LEAKAGE CURRENT (D _{OUT} is disable, 0V ≤ V _{OUT} ≤ V _{DD})	-10	10	μA	
V _{OH}	OUTPUT HIGH LEVEL Output "H" Level Voltage (I _{OUT} =5mA)	2.4	-	V	
V _{OL}	OUTPUT LOW LEVEL Output "L" Level Voltage (I _{OUT} =4.2mA)	-	0.4	V	

**TC51832PL-85, TC51832PL-10
TC51832PL-12**

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

($V_{DD}=5V \pm 10\%$, $T_a=0 \sim 70^\circ C$) (Notes 5, 6, 7, 8, 9)

SYMBOL	PARAMETER	TC51832PL-85		TC51832PL-10		TC51832PL-12		UNITS	NOTES
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
t_{RC}	Random Read or Write Cycle Time	135	-	160	-	190	-	ns	
t_{RFW}	Read Write Cycle Time	200	-	240	-	280	-	ns	
t_{CE}	\bar{CE} Pulse Width	85	10,000	100	10,000	120	10,000	ns	
t_P	\bar{CE} Precharge Time	40	-	50	-	60	-	ns	
t_{CEA}	\bar{CE} Access Time	-	85	-	100	-	120	ns	
t_{OEA}	\bar{OE} Access Time	-	35	-	40	-	50	ns	
t_{CLZ}	\bar{CE} to Output in Low-Z	10	-	10	-	10	-	ns	
t_{OLZ}	\bar{OE} to Output in Low-Z	0	-	0	-	0	-	ns	
t_{WLZ}	R/W to Output in Low-Z	0	-	0	-	0	-	ns	
t_{CHZ}	\bar{CE} to Output in High-Z	0	20	0	30	0	30	ns	10
t_{OHZ}	\bar{OE} to Output in High-Z	0	20	0	30	0	30	ns	10
t_{IHZ}	R/W to Output in High-Z	0	20	0	30	0	30	ns	10
t_{OHC}	\bar{OE} Hold Time Referenced to \bar{CE}	0	-	0	-	0	-	ns	
t_{OSC}	\bar{OE} Set-Up Time Referenced to \bar{CE}	10	-	10	-	10	-	ns	
t_{RCS}	Read Command Set-Up Time	0	-	0	-	0	-	ns	
t_{RCH}	Read Command Hold Time	0	-	0	-	0	-	ns	
t_{WP}	Write Pulse Width	60	-	70	-	85	-	ns	
t_{WCH}	Write Command Hold Time	60	-	70	-	85	-	ns	
t_{CWL}	Write Command to \bar{CE} Lead Time	60	-	70	-	85	-	ns	
t_{DSW}	Data Set-Up Time Referenced to R/W	35	-	40	-	50	-	ns	11
t_{DSC}	Data Set-Up Time Referenced to \bar{CE}	35	-	40	-	50	-	ns	11
t_{DHW}	Data Hold Time Referenced to R/W	0	-	0	-	0	-	ns	11
t_{DHC}	Data Hold Time Referenced to \bar{CE}	0	-	0	-	0	-	ns	11
t_{ASC}	Address Set-Up Time	0	-	0	-	0	-	ns	12
t_{AHC}	Address Hold Time	20	-	25	-	30	-	ns	12
t_{FC}	Auto Refresh Cycle Time	135	-	160	-	190	-	ns	
t_{RFD}	\bar{CE} to RFSH Delay Time	40	-	50	-	60	-	ns	

TC51832PL-85, TC51832PL-10**TC51832PL-12**

(Continued)

SYMBOL	PARAMETER	TC51832PL-85		TC51832PL-10		TC51832PL-12		UNITS	NOTES
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
t_{FAP}	RFSH Pulse Width (Auto Refresh Cycle)	80	8,000	80	8,000	80	8,000	ns	13
t_{FP}	RFSH Precharge Time	30	-	30	-	30	-	ns	13
t_{FCE}	RFSH Active to CE Delay Time	160	-	190	-	225	-	ns	13
t_{FSR}	RFSH Precharge to CE Delay Time(Auto Refresh Cycle)	65	-	80	-	95	-	ns	13
t_{FAS}	RFSH Pulse Width (Self Refresh Cycle)	8,000	-	8,000	-	8,000	-	ns	13
t_{FRS}	RFSH Precharge to CE Delay Time (Self Refresh Cycle)	160	-	190	-	225	-	ns	13
t_{FST}	RFSH Set-Up Time (Refresh Counter Test Cycle)	10	30	10	30	10	30	ns	
t_{FHT}	RFSH Hold Time (Refresh Counter Test Cycle)	65	8,000	65	8,000	65	8,000	ns	
t_{REF}	Refresh Period	-	4	-	4	-	4	ms	
t_T	Transition Time (Rise and Fall)	3	50	3	50	3	50	ns	

CAPACITANCE ($V_{DD}=5V\pm10\%$, $f=1MHz$, $T_a=0 \sim 70^\circ C$)

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
CI1	Input Capacitance (A0 ~ A14)	-	5	pF
CI2	Input Capacitance (\overline{CE} , $\overline{OE}/\overline{RFSH}$, R/W)	-	7	pF
CIO	Input/Output Capacitance (I/O1 ~ I/O8)	-	7	pF

**TC51832PL-85, TC51832PL-10
TC51832PL-12**

NOTES:

- 1) Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.
- 2) All voltages are reference to GND.
- 3) I_{DDO} depend on cycle rate.
- 4) I_{DDO} depend on output loading. Specified value are obtained with the output open.
- 5) An initial pause of 1ms with high \overline{CE} and high $\overline{OE}/\overline{RFSH}$ is required after power-up before proper device operation is achieved.
- 6) AC measurements assume $t_T=5\text{ns}$.
- 7) $V_{IH}(\text{min.})$ and $V_{IL}(\text{max.})$ are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
- 8) Measured with a load equivalent to 2 TTL loads and 100pF.
- 9) The $\overline{OE}/\overline{RFSH}$ input operates as the output enable input(\overline{OE}) and refresh control input($RFSH$) under the condition of that $\overline{CE}=V_{IL}$ and $\overline{CE}=V_{IH}$, respectively.
- 10) t_{CHZ} , t_{OHZ} , t_{WHZ} define the time at which the output achieves the open circuit condition and is not reference to output voltage levels.
- 11) In write cycles, the input data is latched at the earlier of R/W or \overline{CE} rising edge. Therefore the input data must be valid during set-up time (t_{DSW} , t_{DSC}) and hold time (t_{DHW} , t_{DHC}).
- 12) All address are latched at the falling edge of \overline{CE} . Therefore must be valid during t_{ASC} and t_{AHC} .
- 13) Two refresh operation - auto refresh and self refresh are determined by the $\overline{OE}/\overline{RFSH}$ pulse width under the condition of $\overline{CE}=V_{IH}$.

Auto refresh: $\overline{OE}/\overline{RFSH}$ pulse width $\leq t_{FAP}(\text{max.})$

Self refresh: $\overline{OE}/\overline{RFSH}$ pulse width $\leq t_{FAS}(\text{min.})$

The following timing parameter must be kept before device proper operation is achieved after refresh.


Auto refresh: t_{FCCE} and t_{FSR}

Self refresh: t_{FRS}


TC51832PL-85, TC51832PL-10 TC51832PL-12

TIMING CHART

READ CYCLE




WRITE CYCLE




TC51832PL-85, TC51832PL-10 TC51832PL-12

READ WRITE CYCLE




CE ONLY REFRESH CYCLE




TC51832PL-85, TC51832PL-10 TC51832PL-12

AUTO REFRESH CYCLE



Note) A0~A14, R/W=Don't Care


SELF REFRESH CYCLE



Note) A0~A14, R/W=Don't Care

TC51832PL-85, TC51832PL-10 TC51832PL-12

REFRESH COUNTER TEST CYCLE (READ WRITE)



REFRESH COUNTER TEST

The internal refresh operation of TC51832PL can be tested by REFRESH COUNTER TEST. This cycle performs READ/WRITE operation taking the internal counter address as row address and fixed zero as column address.

The test procedure is as follows.


- ① Write "0" into all the memory cells at normal write mode.
- ② Read "0" out and write "1" in each cell by performing REFRESH COUNTER TEST.
Repeat this operation 256 times.
- ③ Check "1" out of 256 bits at normal read mode, which was written at ②.
- ④ Read "1" out and write "0" in each cell by performing REFRESH COUNTER TEST.
Repeat this operation 256 times.
- ⑤ Check "0" out of 256 bits at normal read mode, which was written at ④.
- ⑥ Perform the above ① to ⑤ the complement data.

**TC51832PL-85, TC51832PL-10
TC51832PL-12**

OUTLINE DRAWINGS

(6D28A-P)

Unit in mm



NOTES: Each lead pitch is 2.54mm. All leads are located within 0.25mm of their true longitudinal position with respect to No.1 and No.28 leads. All dimensions are in millimeters.