

SILICON GATE CMOS 262,144WORDS X 4BITS MULTIPOINT DRAM

target spec

DESCRIPTION

The TC524259B is a CMOS multiport memory equipped with a 262,144-words by 4-bits dynamic random access memory (RAM) port and a 512-words by 4-bits static serial access memory (SAM) port. The TC524259B supports three types of operations; Random access to and from the RAM port, high speed serial access to and from the SAM port and bidirectional transfer of data between any selected row in the RAM port and the SAM port. The RAM port and the SAM port can be accessed independently except when data is being transferred between them internally. In addition to the conventional multiport video RAM operating modes, the TC524259B features the block write functions on the RAM port and a split register data transfer capability on the SAM port. The TC524259B is fabricated using Toshiba's CMOS silicon gate process as well as advanced circuit designs to provide low power dissipation and wide operating margins.

FEATURES

- Single power supply of $5V \pm 10\%$ with a built in V_{BB} generator
- All inputs and outputs : TTL Compatible
- Organization
RAM Port : 262,144wordsX4bits
SAM Port : 512wordsX4bits
- RAM Port
Fast Page Mode Read - Modify - Write \overline{CAS} before RAS Refresh, Hidden Refresh \overline{RAS} only Refresh, Write per Bit 1&2 Block Write , Block Write (Mask 1&2) 512 refresh cycles / 8ms
- SAM Port
High Speed Serial Read / Write Capability
512 Tap Locations
Fully Static Register
- RAM- SAM Bidirectional Transfer
Read / Write / Pseudo Write Transfer
Real Time Read Transfer
Split Read Transfer
- Package
TC524259BJ : SOJ28 - P-400
TC524259BZ : ZIP28 - P-400


KEY PARAMETERS


ITEM		TC524259B	
		— 80	— 10
t_{RAC}	\overline{RAS} Access Time (Max.)	80ns	100ns
t_{CAC}	\overline{CAS} Access Time (Max.)	25ns	25ns
t_{AA}	Column Address Access Time (Max.)	45ns	50ns
t_{RC}	Cycle Time (Min.)	150ns	180ns
t_{PC}	Page Mode Cycle Time (Min.)	50ns	55ns
t_{SCA}	Serial Access Time (Max.)	25ns	25ns
t_{SCC}	Serial Cycle time (Min.)	30ns	30ns
I_{CC1}	RAM Operating Current (SAM : Standby)	85mA	70mA
I_{CC2A}	SAM Operating Current (RAM : Standby)	50mA	50mA
I_{CC2}	Standby Current	10mA	10mA

PIN NAME

A0~A8	Address inputs
$\overline{\text{RAS}}$	Row Address Strobe
$\overline{\text{CAS}}$	Column Address Strobe
$\overline{\text{DT/OE}}$	Data Transfer/Output Enable
$\overline{\text{WB/WE}}$	Write per Bit/Write Enable
DSF	Special Function Control
W1/IO1 ~W4/IO4	Write Mask/Data IN, OUT
SC	Serial Clock
$\overline{\text{SE}}$	Serial Enable
SIO1~SIO4	Serial Input/Output
QSF	Special Flag Output
$V_{\text{CC}}/V_{\text{SS}}$	Power(5V)/Ground
N.C.	No Connection

PIN CONNECTION (TOP VIEW)





ABSOLUTE MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT	NOTE
V_{IN}, V_{OUT}	Input Output Voltage	— 1.0~7.0	V	1
V_{CC}	Power Supply Voltage	— 1.0~7.0	V	1
T_{OPR}	Operating Temperature	0~70	°C	1
T_{STG}	Storage Temperature	— 55~150	°C	1
T_{SOLDER}	Soldering Temperature • Time	260•10	°C•sec	1
P_D	Power Dissipation	1	W	1
I_{OUT}	Short Circuit Output Current	50	mA	1

RECOMMENDED D.C. OPERATING CONDITIONS ($T_a = 0\sim70^\circ\text{C}$)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT	NOTE
V_{CC}	Power Supply Voltage	4.5	5.0	5.5	V	2
V_{IH}	Input High Voltage	2.4	—	6.5	V	2
V_{IL}	Input Low Voltage	- 1.0	—	0.8	V	2

+: -1V 20ns Pulse width

CAPACITANCE ($V_{CC} = 5\text{V}$, $f = 1\text{MHz}$, $T_a = 25^\circ\text{C}$)

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
C_1	Input Capacitance	—	7	pF
C_{IO}	Input/Output Capacitance	—	9	
C_O	Output Capacitance (QSF)	—	9	

Note: This parameter is periodically sampled and is not 100% tested.

D.C. ELECTRICAL CHARACTERISTICS (VCC = 5V ± 10%, Ta = 0~70°C)

ITEM (RAM PORT)	SAM PORT	SYMBOL	-80		UNIT	NOTE
			MIN.	MAX.		
OPERATING CURRENT ($\overline{\text{RAS}}$, $\overline{\text{CAS}}$ Cycling) ($t_{\text{RC}} = t_{\text{RC min.}}$)	Standby	I_{CC1}	—	85	mA	3, 4
	Active	I_{CC1A}	—	125		3, 4
STANDBY CURRENT $\overline{\text{RAS}}$, $\overline{\text{CAS}} = V_{\text{IH}}$	Standby	I_{CC2}	—	10		
	Active	I_{CC2A}	—	50		3, 4
RAS ONLY REFRESH CURRENT (RAS Cycling, $\overline{\text{CAS}} = V_{\text{IH}}$) ($t_{\text{RC}} = t_{\text{RC min.}}$)	Standby	I_{CC3}	—	85		3, 4
	Active	I_{CC3A}	—	125		3, 4
PAGE MODE CURRENT ($\overline{\text{RAS}} = V_{\text{IL}}$, $\overline{\text{CAS}}$ Cycling) ($t_{\text{PC}} = t_{\text{RC min.}}$)	Standby	I_{CC4}	—	75		3, 4
	Active	I_{CC4A}	—	115		3, 4
CAS BEFORE RAS REFRESH CURRENT ($\overline{\text{RAS}}$ Cycling, $\overline{\text{CAS}}$ Before RAS) ($t_{\text{RC}} = t_{\text{RC min.}}$)	Standby	I_{CC5}	—	85		3, 4
	Active	I_{CC5A}	—	125		3, 4
DATA TRANSFER CURRENT ($\overline{\text{RAS}}$, $\overline{\text{CAS}}$ Cycling) ($t_{\text{RC}} = t_{\text{RC min.}}$)	Standby	I_{CC6}	—	105		3, 4
	Active	I_{CC6A}	—	145		3, 4
BLOCK WRITE CURRENT ($\overline{\text{RAS}}$, $\overline{\text{CAS}}$ Cycling) ($t_{\text{RC}} = t_{\text{RC min.}}$)	Standby	I_{CC8}	—	95		3, 4
	Active	I_{CC8A}	—	135		3, 4

ITEM	SYMBOL	MIN.	MAX.	UNIT	NOTE
INPUT LEAKAGE CURRENT $0\text{V} \leq V_{\text{IN}} \leq 6.5\text{V}$, All other pins not under test = 0V	$I_{\text{I(L)}}$	-10	10	μA	
OUTPUT LEAKAGE CURRENT $0\text{V} \leq V_{\text{OUT}} \leq 5.5\text{V}$, OutputDisable	$I_{\text{O(L)}}$	-10	10	μA	
OUTPUT "H" LEVEL VOLTAGE $I_{\text{OUT}} = -2\text{mA}$	V_{OH}	2.4	—	V	
OUTPUT "L" LEVEL VOLTAGE $I_{\text{OUT}} = 2\text{mA}$	V_{OL}	—	0.4	V	
OUTPUT "L" LEVEL VOLTAGE $I_{\text{OUT}} = 6\text{mA}$	$V_{\text{OL (QSF)}}$	—	0.4	V	

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED A.C.
OPERATING CONDITIONS ($V_{CC} = 5V \pm 10\%$, $T_a = 0 \sim 70^\circ C$)(Notes: 5, 6, 7)**

SYMBOL	PARAMETER	-80		UNIT	NOTE
		MIN.	MAX.		
t_{RC}	Random Read or Write Cycle Time	150			
t_{RMW}	Read-Modify-Write Cycle Time	195			
t_{PC}	Fast Page Mode Cycle Time	50			
t_{PRMW}	Fast Page Mode Read-Modify-Write Cycle Time	90			
t_{RAC}	Access Time from \overline{RAS}		80		8,14
t_{AA}	Access Time from Column Address		45		8,14
t_{CAC}	Access Time from \overline{CAS}		25		8,15
t_{CPA}	Access Time from \overline{CAS} Precharge		45		8,15
t_{OFF}	Output Buffer Turn-Off Delay	0	20		10
t_T	Transition Time (Rise and Fall)	3	35		7
t_{RP}	\overline{RAS} Precharge Time	60			
t_{RAS}	\overline{RAS} Pulse Width	80	10000		
t_{RASP}	\overline{RAS} Pulse Width (Fast Page Mode Only)	80	100000		
t_{RSH}	\overline{RAS} Hold Time	25			
t_{CSH}	\overline{CAS} Hold Time	80			
t_{CAS}	\overline{CAS} Pulse Width	25	10000		
t_{RCD}	\overline{RAS} to \overline{CAS} Delay Time	20	55		14
t_{RAD}	\overline{RAS} to Column Address Delay Time	15	35	ns	14
t_{RAL}	Column Address to \overline{RAS} Lead Time	45			
t_{CRP}	\overline{CAS} to \overline{RAS} Precharge Time	10			
t_{CPN}	\overline{CAS} Precharge Time	10			
t_{CP}	\overline{CAS} Precharge Time (Fast Page Mode)	10			
t_{ASR}	Row Address Set-Up Time	0			
t_{RAH}	Row Address Hold Time	10			
t_{ASC}	Column Address Set-Up Time	0			
t_{CAH}	Column Address Hold Time	15			
t_{AR}	Column Address Hold Time referenced to \overline{RAS}	55			
t_{RCS}	Read Command Set-Up Time	0			
t_{RCH}	Read Command Hold Time	0			11
t_{RRH}	Read Command Hold Time referenced to \overline{RAS}	0			11
t_{WCH}	Write Command Hold Time	15			
t_{WCR}	Write Command Hold Time referenced to \overline{RAS}	55			
t_{WP}	Write Command Pulse Width	15			
t_{RWL}	Write Command to \overline{RAS} Lead Time	20			
t_{CWL}	Write Command to \overline{CAS} Lead Time	20			

SYMBOL	PARAMETER	-80		UNIT	NOTE
		MIN.	MAX		
t _{DS}	Data Set-Up Time	0		ns	12
t _{DH}	Data Hold Time	15			12
t _{DHR}	Data Hold Time referenced to $\overline{\text{RAS}}$	55			
t _{WCS}	Write Command Set-Up Time	0			13
t _{RWD}	$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ Delay Time	100			13
t _{AWD}	Column Address to $\overline{\text{WE}}$ Delay Time	65			13
t _{CWD}	$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ Delay Time	45			13
t _{DZC}	Data to $\overline{\text{CAS}}$ Delay Time	0			
t _{DZO}	Data to $\overline{\text{OE}}$ Delay Time	0			
t _{OEA}	Access Time from $\overline{\text{OE}}$		20		8
t _{OEZ}	Output Buffer Turn-off Delay from $\overline{\text{OE}}$	0	10		10
t _{OED}	$\overline{\text{OE}}$ to Data Delay Time	10			
t _{OEH}	$\overline{\text{OE}}$ Command Hold Time	10			
t _{ROH}	$\overline{\text{RAS}}$ Hold Time referenced to $\overline{\text{OE}}$	15			
t _{CSR}	$\overline{\text{CAS}}$ Set-Up Time for $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Cycle	10			
t _{CHR}	$\overline{\text{CAS}}$ Hold Time for $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Cycle	10			
t _{RPC}	$\overline{\text{RAS}}$ Precharge to $\overline{\text{CAS}}$ Active Time	0			
t _{REF}	Refresh Period		8	ms	
t _{WSR}	$\overline{\text{WB}}$ Set-Up Time	0		ns	
t _{RWH}	$\overline{\text{WB}}$ Hold Time	15			
t _{FSR}	DSF Set-Up Time referenced to $\overline{\text{RAS}}$	0			
t _{RFH}	DSF Hold Time referenced to $\overline{\text{RAS}}$ (1)	15			
t _{FHR}	DSF Hold Time referenced to $\overline{\text{RAS}}$ (2)	55			
t _{FSC}	DSF Set-Up Time referenced to $\overline{\text{CAS}}$	0			
t _{CFH}	DSF Hold Time referenced to $\overline{\text{CAS}}$	15			
t _{MS}	Write-Per-Bit Mask Data Set-Up Time	0			
t _{MH}	Write-Per-Bit Mask Data Hold Time	15			
t _{THS}	$\overline{\text{DT}}$ High Set-Up Time	0			
t _{THH}	$\overline{\text{DT}}$ High Hold Time	15			
t _{TLS}	$\overline{\text{DT}}$ Low Set-Up Time	0			
t _{TLH}	$\overline{\text{DT}}$ Low Hold Time	15	10000		
t _{RTH}	$\overline{\text{DT}}$ Low Hold Time referenced to $\overline{\text{RAS}}$ (Real Time Read Transfer)	65	10000		
t _{ATH}	$\overline{\text{DT}}$ Low Hold Time referenced to Column Address (Real Time Read Transfer)	30			
t _{CTH}	$\overline{\text{DT}}$ Low Hold Time referenced to $\overline{\text{CAS}}$ (Real Time Read Transfer)	25			


SYMBOL	PARAMETER	-80		UNIT	NOTE
		MIN.	MAX		
t_{ESR}	\overline{SE} Set-Up Time referenced to \overline{RAS}	0		ns	
t_{REH}	\overline{SE} Hold Time referenced to \overline{RAS}	15			
t_{TRP}	\overline{DT} to \overline{RAS} Precharge Time	60			
t_{TP}	\overline{DT} Precharge Time	20			
t_{RSD}	\overline{RAS} to First SC Delay Time (Read Transfer)	80			
t_{ASP}	Column Address to First SC Delay Time (Read Transfer)	45			
t_{CSD}	\overline{CAS} to First SC Delay Time (Read Transfer)	25			
t_{TSL}	Last SC to DT Lead Time (Real Time Read Transfer)	5			
t_{TSD}	\overline{DT} to First SC Delay Time (Read Transfer)	15			
t_{SRS}	Last SC to \overline{RAS} Set-Up Time (Serial Input)	30			
t_{SRD}	\overline{RAS} to First SC Delay Time (Serial Input)	25			
t_{SDD}	\overline{RAS} to Serial Input Delay Time	50			
t_{SDZ}	Serial Output Buffer Turn-off Delay from \overline{RAS} (Pseudo Write Transfer)	10	50		10
t_{SCC}	SC Cycle Time	30			
t_{SC}	SC Pulse Width (SC High Time)	10			
t_{SCP}	SC Precharge Time (SC Low Time)	10			
t_{SCA}	Access Time from SC		25	9	
t_{SOH}	Serial Output Hold Time from SC	5		ms	
t_{SDS}	Serial Input Set-Up Time	0		ns	
t_{SDH}	Serial Input Hold Time	15			
t_{SEA}	Access Time from \overline{SE}		25		9
t_{SE}	\overline{SE} Pulse Width	25			
t_{SEP}	\overline{SE} Precharge Time	25			
t_{SEZ}	Serial Output Buffer Turn-off Delay from \overline{SE}	0	20		10
t_{SZE}	Serial Input to \overline{SC} Delay Time	0			
t_{SZS}	Serial Input to First SC Delay Time	0			
t_{SWS}	Serial Write Enable Set-Up Time	0			
t_{SWH}	Serial Write Enable Hold Time	15			
t_{SWIS}	Serial Write Disable Set-Up Time	0			
t_{SWIH}	Serial Write Disable Hold Time	15			
t_{STS}	Split Transfer Set-Up Time	30			
t_{STH}	Split Transfer Hold Time	30			
t_{SQD}	SC-QSF Delay Time		60	16	

NOTES:


1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.
2. All voltage are referenced to V_{SS} .
3. These parameters depend on cycle rate.
4. These parameters depend on output loading. Specified values are obtained with the output open.
5. An initial pause of 200 μ s is required after power-up followed by any 8 \overline{RAS} cycles ($\overline{DT}/\overline{OE}$ "high") and any 8 SC cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 \overline{CAS} before \overline{RAS} initialization cycles instead of 8 \overline{RAS} cycles are required.
6. AC measurements assume $t_T = 5$ ns.
7. $V_{IH (min.)}$ and $V_{IL (max.)}$ are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
8. RAM port outputs are measured with a load equivalent to 1 TTL load and 100pF.
 D_{OUT} reference levels : $V_{OH} / V_{OL} = 2.0V / 0.8V$.
9. SAM port outputs are measured with a load equivalent to 1 TTL load and 30pF.
 D_{OUT} reference levels : $V_{OH} / V_{OL} = 2.0V / 0.8V$.
10. $t_{OFF (max.)}$, $t_{OEZ (max.)}$, $t_{SDZ (max.)}$ and $t_{SEZ (max.)}$ define the time at which the outputs achieve the open circuit condition and are not referenced to output voltage levels.
11. Either t_{RCH} or t_{RRH} must be satisfied for a read cycles.
12. These parameters are referenced to \overline{CAS} leading edge of early write cycles and to $\overline{WB} / \overline{WE}$ leading edge in \overline{OE} -controlled-write cycles and read-modify-write cycles.
13. t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If $t_{WCS} \geq t_{WCS (min.)}$, the cycle is an early write cycles and the data out pin will remain open circuit (high impedance) throughout the entire cycle; If $t_{RWD} \geq t_{RWD (min.)}$, $t_{CWD} \geq t_{CWD (min.)}$ and $t_{AWD} \geq t_{AWD (min.)}$ the cycle is a read-modify-write cycle and the data out will contain data read from the selected cell : If neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
14. Operation within the $t_{RCD (max.)}$ limit insures that $t_{RAC (max.)}$ can be met.
 $t_{RCD (max.)}$ is specified as a reference point only : If t_{RCD} is greater than the specified $t_{RCD (max.)}$ limit, then access time is controlled by t_{CAC} .
15. Operation within the $t_{RAD (max.)}$ limit insures that $t_{RAC (max.)}$ can be met. $t_{RAD (max.)}$ is specified as a reference point only: If t_{RAD} is greater than the specified $t_{RAD (max.)}$ limit, then access time is controlled by t_{AA} .
16. This parameter measurement assumes Pull up resistor = 820 Ω .

TIMING WAVEFORM

READ CYCLE




WRITE CYCLE (EARLY WRITE)



*1 $\overline{WB/WE}$	*2 DSF	*3 W1/IO1~W4/IO4	Cycle
0	0	WM1 data	Write per bit 1 (New Mask Mode)
	1	Don't Care	Write per bit 2 (Old Mask Mode)
1	0	Don't Care	Normal Write (No Mask Mode)

WM1 data 0: Write Disable
1: Write Enable


WRITE CYCLE (\overline{OE} CONTROLLED WRITE)



*1 $\overline{WB}/\overline{WE}$	*2 DSF	*3 W1/I01~W4/I04	Cycle
0	0	WM1 data	Write per bit 1 (New Mask Mode)
	1	Don't Care	Write per bit 2 (Old Mask Mode)
1	0	Don't Care	Normal Write (No Mask Mode)

WM1 data 0: Write Disable
1: Write Enable


READ-MODIFY-WRITE CYCLE




*1 $\overline{WB/WE}$	*2 DSF	*3 W1/IO1~W4/IO4	Cycle
0	0	WM1 data	Write per bit 1 (New Mask Mode)
	1	Don't Care	Write per bit 2 (Old Mask Mode)
1	0	Don't Care	Normal Write (No Mask Mode)

WM1 data 0: Write Disable
1: Write Enable

FAST PAGE MODE READ CYCLE




FAST PAGE MODE READ-MODIFY-WRITE CYCLE




*1 WB/WE	*2 DSF	*3 W1/IO1~W4/IO4	Cycle
0	0	WM1 data	Write per bit 1 (New Mask Mode)
	1	Don't Care	Write per bit 2 (Old Mask Mode)
1	0	Don't Care	Normal Write (No Mask Mode)

WM1 data 0: Write Disable
 1: Write Enable


RAS ONLY REFRESH CYCLE




CAS BEFORE RAS REFRESH CYCLE




HIDDEN REFRESH CYCLE




LOAD MASK REGISTER CYCLE



LOAD COLOR REGISTER CYCLE



BLOCK WRITE CYCLE




*1 $\overline{WB/WE}$	*2 DSF	*3 $W1/I01 \sim W4/I04$	Cycle
0	0	WM1 data	Block Write (Mask 1) (New Mask Mode)
	1	Don't Care	Block Write (Mask 2) (Old Mask Mode)
1	0	Don't Care	Block Write (No Mask Mode)

WM1 data 0: Write Disable
1: Write Enable

*4) COLUMN SELECT

$W1/I01 - \text{Column } 0 (A1C=0, AOC=0)$ $W2/I02 - \text{Column } 1 (A1C=0, AOC=1)$ $W3/I03 - \text{Column } 2 (A1C=1, AOC=0)$ $W4/I04 - \text{Column } 3 (A1C=1, AOC=1)$	}	Wn/IOn =0 : Disable =1 : Enable
--	---	---

PAGE MODE BLOCK WRITE CYCLE




*1 WB/WE	*2 DSF	*3 W1/IO1~W4/IO4	Cycle
0	0	WM1 data	Block Write (Mask 1) (New Mask Mode)
	1	Don't Care	Block Write (Mask 2) (Old Mask Mode)
1	0	Don't Care	Block Write (No Mask Mode)

WM1 data 0: Write Disable
1: Write Enable


***4) COLUMN SELECT**

W1/IO1 – Column 0 (A1C=0, AOC=0)	}	W _n /IO _n =0 : Disable =1 : Enable
W2/IO2 – Column 1 (A1C=0, AOC=1)		
W3/IO3 – Column 2 (A1C=1, AOC=0)		
W4/IO4 – Column 3 (A1C=1, AOC=1)		


READ TRANSFER CYCLE (Previous is WRITE TRANSFER CYCLE)




Note : $\overline{SE} = V_{IL}$

 : "H" or "L"


REAL TIME READ TRANSFER CYCLE



Note : $\bar{SE} = V_{IL}$


 : "H" or "L"

SPLIT READ TRANSFER CYCLE




Note: $\overline{SE} = V_{IL}$

PSEUDO WRITE TRANSFER CYCLE




WRITE TRANSFER CYCLE




*1 DSF	*2 SE	Cycle
0	0	Write Transfer
1	*	Write Transfer


SERIAL READ ($\overline{SE} = V_{IL}$)




SERIAL READ (\overline{SE} Controlled Outputs)



SERIAL WRITE CYCLE ($\overline{SE} = V_{IL}$)



SERIAL WRITE (\overline{SE} Controlled Inputs)



PIN FUNCTION

ADDRESS INPUTS : $A_0 \sim A_8$

The 18 address bits required to decode 4 bits of the 1,048,576 cell locations within the dynamic RAM memory array of the TC524259B are multiplexed onto 9 address input pins ($A_0 \sim A_8$). Nine row address bits are latched on the falling edge of the row address strobe (\overline{RAS}) and the following nine column address bits are latched on the falling edge of the column address strobe (\overline{CAS}).

ROW ADDRESS STROBE : \overline{RAS}

A random access cycle or a data transfer cycle begins at the falling edge of \overline{RAS} . \overline{RAS} is the control input that latches the row address bits and the states of \overline{CAS} , $\overline{DT} / \overline{OE}$, $\overline{WB} / \overline{WE}$, \overline{SE} and DSF to invoke the various random access and data transfer operating modes shown in Table 2. \overline{RAS} has minimum and maximum pulse widths and a minimum precharge requirement which must be maintained for proper device operation and data integrity. The RAM port is placed in standby mode when the RAS control is held "high".

COLUMN ADDRESS STROBE : \overline{CAS}

CAS is the control input that latches the column address bits and the state of the special function input DSF to select, in conjunction with the \overline{RAS} control, either read / write operations or the special block write feature on the RAM port when the DSF input is held "low" at the falling edge of \overline{RAS} . Refer to the operation truth table shown in Table 1. \overline{CAS} has minimum and maximum pulse widths and a minimum precharge requirement which must be maintained for proper device operation and data integrity. \overline{CAS} also acts as an output enable for the output buffers on the RAM port.

DATA TRANSFER / OUTPUT ENABLE : $\overline{DT} / \overline{OE}$

The $\overline{DT} / \overline{OE}$ input is a multifunction pin. When $\overline{DT} / \overline{OE}$ is "high" at the falling edge of RAS, RAM port operations are performed and $\overline{DT} / \overline{OE}$ is used as an output enable control. When the $\overline{DT} / \overline{OE}$ is "low" at the falling edge of \overline{RAS} , a data transfer operation is started between the RAM port and the SAM port.

WRITE PER BIT / WRITE ENABLE: $\overline{\text{WB}} / \overline{\text{WE}}$

The $\overline{\text{WB}} / \overline{\text{WE}}$ input is also a multifunction pin. When $\overline{\text{WB}} / \overline{\text{WE}}$ is "high" at the falling edge of $\overline{\text{RAS}}$, during RAM port operations, it is used to write data into the memory array in the same manner as a standard DRAM. When $\overline{\text{WB}} / \overline{\text{WE}}$ is "low" at the falling edge of $\overline{\text{RAS}}$, during RAM port operations, the write-per-bit function is enabled. The $\overline{\text{WB}} / \overline{\text{WE}}$ input also determines the direction of data transfer between the RAM array and the serial register (SAM).

When $\overline{\text{WB}} / \overline{\text{WE}}$ is "high" at the falling edge of $\overline{\text{RAS}}$, the data is transferred from RAM to SAM (read transfer). When $\overline{\text{WB}} / \overline{\text{WE}}$ is "low" at the falling edge of $\overline{\text{RAS}}$, the data is transferred from SAM to RAM (write transfer).

WRITE MASK DATA / DATA INPUT AND OUTPUT: $\text{W}_1 / \text{IO}_1 \sim \text{W}_4 / \text{IO}_4$

When the write-per-bit (New Mask Mode) function is enabled, the mask data on the W_i/IO_i pins is latched into the write mask register (WM1) at the falling edge of $\overline{\text{RAS}}$. Data is written into the DRAM on data lines where the write-mask data is a logic "1". Writing is inhibited on data lines where the write-mask data is a logic "0". The write-mask data is valid for only one cycle. Data is written into the RAM port during a write or read-modify-write cycle. The input data is latched at the falling edge of either $\overline{\text{CAS}}$ or $\overline{\text{WB}} / \overline{\text{WE}}$, whichever occurs late. During an early-write cycle, the outputs are in the high-impedance state. Data is read out of the RAM port during a read or read-modify-write cycle. The output data becomes valid on the W_i / IO_i pins after the specified access times from $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{DT}} / \overline{\text{OE}}$ and column address are satisfied and will remain valid as long as $\overline{\text{CAS}}$ and $\overline{\text{DT}} / \overline{\text{OE}}$ are kept "low". The outputs will return to the high-impedance state at the rising edge of either $\overline{\text{CAS}}$ or $\overline{\text{DT}} / \overline{\text{OE}}$, whichever occurs first.

SERIAL CLOCK: SC

All operations of the SAM port are synchronized with the serial clock SC. Data is shifted in or out of the SAM registers at the rising edge of SC. In a serial read, the output data becomes valid on the SIO pins after the maximum specified serial access time t_{SCA} from the rising edge of SC. The serial clock SC also increments the 9-bits serial pointer (8-bits in split register mode) which is used to select the SAM address. The pointer address is incremented in a wrap-around mode to select sequential locations after the starting location which is determined by the column address in the read transfer cycle. When the pointer reaches the most significant address location (decimal 511), the next SC clock will place it at the least significant address location (decimal 0). The serial clock SC must be held at a constant V_{IH} or V_{IL} level during read / pseudo write / write transfer operations and should not be clocked while the SAM port is in the standby mode to prevent the SAM pointer from being incremented.

SERIAL ENABLE: \overline{SE}

The \overline{SE} input is used to enable serial access operation. In a serial read cycle, \overline{SE} is used as an output control. In a serial write cycle, \overline{SE} is used as a write enable control. When \overline{SE} is "high", serial access is disabled, however, the serial address pointer location is still incremented when SC is clocked even when \overline{SE} is "high".

SPECIAL FUNCTION CONTROL INPUT: DSF

The DSF input is latched at the falling edge of \overline{RAS} and \overline{CAS} and allows for the selection of various random port and data transfer operating modes. In addition to the conventional multiport DRAM, the special features consisting of write per bit 2, block write, block write (mask 1 & 2), load color / mask register and split read transfer can be invoked.

SPECIAL FUNCTION OUTPUT: QSF

QSF is an open drain output signal which, during split register operation, indicates which half of the split SAM is being accessed. Since QSF is an open drain output, it must be pulled up to V_{CC} with an appropriate pull-up resistor. QSF "on" (low state) indicates that the lower split SAM (Bits 0 thru 255) is being accessed and QSF "off" (open state) indicates that the upper split SAM (Bits 256 thru 511) is begin accessed. After the QSF has toggled to either an open or low state, a delay of t_{STS} must be met before a split read transfer operation can be performed on the non-active half of the split SAM.

SERIAL INPUT / OUTPUT: SIO1~SIO4

Serial input and serial output share common I/O pins. Serial input or output mode is determined by the most recent read, write or pseudo write transfer cycle. When a read transfer cycle is performed, the SAM port is in the output mode. When a write or pseudo write transfer cycle is performed, the SAM port is switched from output mode to input mode. During subsequent write transfer cycle, the SAM remains in the input mode.

OPERATION MODE

The RAM port and data transfer operating of the TC524259BJ/BZ are determined by the state of $\overline{\text{CAS}}$, $\overline{\text{DT}} / \overline{\text{OE}}$, $\overline{\text{WB}} / \overline{\text{WE}}$, $\overline{\text{SE}}$ and DSF at the falling edge of $\overline{\text{RAS}}$ and by the state of DSF at the falling edge of $\overline{\text{CAS}}$. The Table 1 and the Table 2 show the operation truth table and the functional truth table for a listing of all available RAM port and transfer operation, respectively.

Table 1. Operaton Truth Table

$\overline{\text{CAS}}$ falling edge				DSF	DSF			
$\overline{\text{RAS}}$ falling edge					0	0	1	1
$\overline{\text{CAS}}$	$\overline{\text{DT}} / \overline{\text{OE}}$	$\overline{\text{WB}} / \overline{\text{WE}}$	$\overline{\text{SE}}$	DSF	0	1	0	1
0	*	*	*		CAS before RAS Refresh			
1	0	0	0	0	Write Transfer	Write Transfer with	Write Transfer	Write Transfer
1	0	0	1	1	Pseudo Write Transfer		Pseudo Write Transfer	
1	0	1	*		Read Transfer	Split Read Transfer	Read Transfer	Split Read Transfer
1	1	0	*		Read/Write per Bit 1	Read/Write per Bit 2	Block Write (Mask 1)	Block Write (Mask 2)
1	1	1	*		Read/Write	Load Mask	Block Write	Load Color

Table 2. Functional Truth Table

Function	$\overline{\text{RAS}}$ ↓						$\overline{\text{CAS}}$ ↓		Address				W/O			Register	
	$\overline{\text{CAS}}$	$\overline{\text{DT}} / \overline{\text{OE}}$	$\overline{\text{WB}} / \overline{\text{WE}}$	DSF	$\overline{\text{SE}}$	DSF	$\overline{\text{RAS}}$ ↓	$\overline{\text{CAS}}$ ↓	$\overline{\text{RAS}}$ ↓	$\overline{\text{CAS}}$ ↓	$\overline{\text{CAS}} / \overline{\text{WE}}$ ↓	Write Mask	WM 1	Color			
$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh	0	*	*	*	*	-	*	-	*	-	-	-	-	-			
Write Transfer	1	0	0	0	0	*	Row	TAP	WM1	*	*	WM 1	Load use	-			
Pseudo Write Transfer	1	0	0	0	1	*	Row	TAP	*	*	*	-	-	-			
Write Transfer	1	0	0	1	*	*	Row	TAP	WM1	-	*	WM 1	Load use	-			
Read Transfer	1	0	1	0	*	*	Row	TAP	*	*	*	-	-	-			
Split Read Transfer	1	0	1	1	*	*	Row	TAP	*	*	*	-	-	-			
Write per Bit 1	1	1	0	0	*	0	Row	Column	WM1	-	DIN	WM 1	Load use	-			
Block Write (Mask Z)	1	1	0	0	*	1	Row	Column A2C-8C	WM1	Column Select	-	WM 1	Load use	use			
Write per Bit 2	1	1	0	1	*	*	Row	*	WM1	-	*	WM 1	Load use	use			
Block Write (Mask 2)	1	1	1	0	*	0	Row	Column	*	-	DIN	-	-	-			
Block Write	1	1	1	0	*	1	Row	Column A2C-8C	*	Column Select	-	-	-	use			
Load Color	1	1	1	1	*	*	Row	*	*	-	Color	-	-	Load			

* : "0" or "1", TAP : SAM start address , : not used

If the special function control input (DSF) is in the “low” state at the falling edges of $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$, only the conventional multiport DRAM operating features can be invoked: $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh, write transfer, pseudo-write transfer, read transfer and read write modes. If the DSF input is “high” at the falling edge of $\overline{\text{RAS}}$, special features such as split write transfer, split read transfer, flash write and load color register can be invoked. If the DSF input is “low” at the falling edge of $\overline{\text{RAS}}$ and “high” at the falling edge of $\overline{\text{CAS}}$, the block write special feature can be invoked.

RAM PORT OPERATION

FAST PAGE MODE CYCLE

Fast page mode allows data to be transferred into or out of multiple column locations of the same row by performing multiple $\overline{\text{CAS}}$ cycle during a single active $\overline{\text{RAS}}$ cycle. During a fast page cycle, the $\overline{\text{RAS}}$ signal may be maintained active for a period up to 100 μ seconds. For the initial fast page mode access, the output data is valid after the specified access times from $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, column address and $\overline{\text{DT/OE}}$. For all subsequent fast page mode read operations, the output data is valid after the specified access times from $\overline{\text{CAS}}$, column address and $\overline{\text{DT/OE}}$. When the write-per-bit function is enabled, the mask data latched at the falling edge of $\overline{\text{RAS}}$ is maintained throughout the fast page mode write or read-modify-write cycle.

$\overline{\text{RAS}}$ -ONLY REFRESH

The data in the DRAM requires periodic refreshing to prevent data loss. Refreshing is accomplished by performing a memory cycle at each of the 512 rows in the DRAM array within the 6specified 8ms refresh period. Although any normal memory cycle will perform the refresh operation, this function is most easily accomplished with “ $\overline{\text{RAS}}$ -Only” cycle.

$\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ REFRESH

The TC524259BJ/BZ also offers an internal-refresh function. When $\overline{\text{CAS}}$ is held “low” for a specified period (t_{CSR}) before $\overline{\text{RAS}}$ goes “low”, an internal refresh address counter and on-chip refresh control clock generators are enabled and an internal refresh operation takes place. When the refresh operation is completed, the internal refresh address counter is automatically incremented in preparation for the next $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ cycle. For successive $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycle, $\overline{\text{CAS}}$ can remain “low” while cycling $\overline{\text{RAS}}$.

HIDDEN REFRESH

A hidden refresh is a $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh performed by holding $\overline{\text{CAS}}$ “low” from a previous read cycle. This allows for the output data from the previous memory cycle to remain valid while performing a refresh. The internal refresh address counter provides the address and the refresh is accomplished by cycling $\overline{\text{RAS}}$ after the specified $\overline{\text{RAS}}$ -precharge period (Refer to Figure 1)




Figure 1. Hidden Refresh Cycle

WRITE-PER-BIT FUNCTION

The write-per-bit function selectively controls the internal write-enable circuits of the RAM port. Two types of write-per-bit may be utilized—"New Mask Mode" or "Old Mask Mode". The state of the signals required to select the modes of write-per-bit are shown in Table 3.

The write-per-bit 1 (New Mask Mode) function is enabled when $\overline{WB} / \overline{WE}$ and DSF are held "low" at the falling edge of \overline{RAS} in a random write operation. Also, at the falling edge of \overline{RAS} , the mask data on the W_i / IO_i pins are latched into a write mask register (WM1). New write mask data must be presented at the W_i / IO_i pins at every falling edge of \overline{RAS} . A "0" on any of the W_i / IO_i pins will disable the corresponding write circuits and new data will not be written into the RAM. A "1" on any of the W_i / IO_i pins will enable the corresponding write circuits and new data will be written into the RAM.

The write-per-bit 2 (Old Mask Mode) function is enabled when $\overline{WB} / \overline{WE}$ is "low" and DSF is "high" at the falling edge of \overline{RAS} in a random write operation. This function does not use the data present on the W_i / IO_i pins at the falling edge of \overline{RAS} as write mask data. Therefore, data on the W_i / IO_i pins at the falling edge of \overline{RAS} is a don't care ("H" or "L"). The write mask data which is utilized by this function resides in the write mask register (WM1). The mask data is placed into the "WM1" write mask register by using either the "Load Mask Register Cycle", "Write-per-bit 1 (New Mask Mode) Function", or "Block Write 1 (New Mask Mode) Function"

Table 3. Write-per-bit function truth table

At the falling edge of \overline{RAS} (\overline{RAS})					\overline{CAS}	Function
\overline{CAS}	$\overline{DT/OE}$	$\overline{WB/WE}$	DSF	W/IO	DSF	
H	H	H	L	*	L	Normal Write
H	H	L	L	WM1	L	Write-per-bit 1 (New Mask Mode)
H	H	L	H	*	L	Write-per-bit 2 (Old Mask Mode)

An example of the write-per-bit function illustrating its application to displays is shown in Figures 2 and 3.




Figure 2. Write-per-bit timing cycle




Figure 3. Corresponding bit-map

LOAD COLOR REGISTER

The TC524259B is provided with an on-chip 4-bits register (color register) which is used in the block write function. Each bit of the color register corresponds to one of the DRAM I/O blocks. The load color register cycle is initiated by holding $\overline{\text{CAS}}$, $\overline{\text{DT/OE}}$, $\overline{\text{WB/WE}}$ and DSF "high" at the falling edge of $\overline{\text{RAS}}$ and by holding DSF "low" at the falling edge of $\overline{\text{CAS}}$. The data presented on the W_i/IO_i lines are subsequently latched into the color register at the falling edge of $\overline{\text{CAS}}$ or $\overline{\text{WB/WE}}$, whichever occurs later. During the load color register cycle, a valid row address (A_0 thru A_8) is not required. However, the memory cells of the row address which is latched at the falling edge of $\overline{\text{RAS}}$ is refreshed.

LOAD MASK REGISTER

The TC524259B has an on-chip 4 bit register (WM1 register) which provides the I/O mask data during the write-per-bit (New and Old Mask Mode) and Block Write (New and Old Mask Mode) functions. Each bit of the mask register corresponds to one of the DRAM I/O blocks. The mask data must be specified in the WM1 register by using the load mask register cycle prior to the execution of "Write-Per-Bit 2" and "Block Write 2" old mask mode functions. The load mask register cycle is initiated by holding $\overline{\text{CAS}}$, $\overline{\text{DT}} / \overline{\text{OE}}$, $\overline{\text{WB}} / \overline{\text{WE}}$ and DSF "high" at the falling edge of $\overline{\text{RAS}}$ and by DSF "high" at the falling edge of $\overline{\text{CAS}}$. The data presented on the W_i / IO_i lines are subsequently latched into the mask register at the falling edge of either $\overline{\text{CAS}}$ or $\overline{\text{WB}} / \overline{\text{WE}}$, whichever occurs later. The mask data which is latched into the WM1 register will also be updated by the write-per-bit 1 (New Mask Mode) or Block Write 1 (New Mask Mode) functions. During the load mask register cycle, a valid row address (A_0 thru A_8) is not required. However, the memory cells of the row address which is latched at the falling edge of $\overline{\text{RAS}}$ is refreshed.

BLOCK WRITE

Block write is a special RAM port write operation which, in a single $\overline{\text{RAS}}$ cycle, writes the data in the color register into 4 consecutive column address locations starting from a selected column in a selected row. Three modes of block write operation may be selected—No Mask Mode, New Mask Mode, Old Mask Mode. Column mask capability is applicable on all three modes. The seven most significant column addresses ($A_{2C} \sim A_{8C}$) are latched at the falling edge of $\overline{\text{CAS}}$ to designate the starting column address and the two least significant column addresses ($A_{0C} \sim A_{1C}$) are "don't care". The column mask data is also provided on the W_i / IO_i pins at the falling edge of $\overline{\text{CAS}}$. This column mask data will enable / disable the write operation on any of the 4 consecutive column address locations.

A block write cycle is selected by holding $\overline{\text{CAS}}$, and $\overline{\text{DT}} / \overline{\text{OE}}$ "high" at the falling edge of $\overline{\text{RAS}}$ and DSF "high" at the falling edge of $\overline{\text{CAS}}$. The state of the $\overline{\text{WB}} / \overline{\text{WE}}$ and DSF inputs at the falling edge of $\overline{\text{RAS}}$ will select one of the three modes of block write as shown in the following table 4.

When the DSF input at the falling edge of $\overline{\text{RAS}}$ is "low", the state of $\overline{\text{WB}} / \overline{\text{WE}}$ selects either "No Mask Mode" or "New Mask Mode". If $\overline{\text{WB}} / \overline{\text{WE}}$ is "high" at the falling edge of $\overline{\text{RAS}}$, the block write (No Mask Mode) is selected. If $\overline{\text{WB}} / \overline{\text{WE}}$ is "low" at the falling edge of $\overline{\text{RAS}}$, the block write 1 (New Mask Mode) is selected and the mask data on the W_i / IO_i pins are latched and used like the write—per-bit 1 (New Mask Mode) function.

If DSF is "high" and $\overline{\text{WB}} / \overline{\text{WE}}$ is "low" at the falling edge of $\overline{\text{RAS}}$, then the block write 2 (Old Mask Mode) is selected and the mask data stored in the "WM1" register is used. The I/O masking for this function is used in the same manner as the write-per-bit 2 (Old Mask mode).

Table 4. Block Write function truth table

At the falling edge of $\overline{\text{RAS}}$ ($\overline{\text{RAS}} \searrow$)					$\overline{\text{CAS}} \searrow$	Function
$\overline{\text{CAS}}$	$\overline{\text{DT/OE}}$	$\overline{\text{WB/WE}}$	DSF	W_i / IO_i	DSF	
H	H	H	L	*	H	Block Write (No Mask Mode)
H	H	L	L	WM1	H	Block Write (Mask 1) (New Mask Mode)
H	H	L	H	*	H	Block Write (Mask 2) (Old Mask Mode)

An example using the block write 1 (New Mask Mode) function with a data mask on W_1 / IO_1 , W_4 / IO_4 and column 2 is shown in Figure 5. Also, an example using a window clear and fill application is shown in Figure 6.




Figure 4. Block Write Timing




Figure 5. Example of Block Write Operation




Figure 6. Example of Block Write Application

FAST PAGE MODE BLOCK WRITE CYCLE

Fast page mode block write can be used to perform high speed clear and fill operations. The cycle is initiated by holding the DSF signal "low" at the falling edge of RAS and a fast page mode block write is performed during each subsequent \overline{CAS} cycle with DSF held "high" at the falling edge of \overline{CAS} .

If the DSF signal is "low" at the falling edge of \overline{CAS} , a normal fast page mode read / write operation will occur. Therefore a combination of block write and read / write operations can be performed during a fast page mode block write cycle. Refer to the example shown in Figure 10.




Figure 7. Fast Page Mode Block Write Cycle


SAM PORT OPERATION

The TC524259B is provided with 512 words by 4 bits serial access memory (SAM) which can be operated in the single register mode or the split register mode.

SINGLE REGISTER MODE

When operating in the single register mode, high speed serial read or write operations can be performed through the SAM port independent of the RAM port operations, except during read / write / pseudo-write transfer cycles. The preceding transfer operation determines the direction of data flow through the SAM port. If the preceding transfer operation is a read transfer, the SAM port is in the output mode. If the preceding transfer operation is a write or pseudo write transfer, the SAM port is in the input mode. The pseudo write transfer operation only switches the SAM port from output mode to input mode; Data is not transferred from SAM to RAM.

Serial data can be read out of the SAM port after a read transfer (RAM—SAM) has been performed. The data is shifted out of the SAM port starting at any of the 512 bits locations. The TAP location corresponds to the column address selected at the falling edge of $\overline{\text{CAS}}$ during the read transfer cycle. The SAM registers are configured as circular data registers. The data is shifted out sequentially starting from the selected tap location to the most significant bit and then wraps around to the least significant bit, as illustrated below.




Subsequent real-time read transfer may be performed on-the-fly as many times as desired, within the refresh constraints of the DRAM array. Simultaneous serial read operation can be performed with some timing restrictions. A pseudo write transfer cycle is performed to change the SAM port from output mode to input mode in order to write data into the serial registers through the SAM port. A write transfer cycle must be used subsequently to load the SAM data into the RAM row selected by the row address at the falling edge of $\overline{\text{RAS}}$. The starting location in the SAM registers for the next serial write is selected by the column address at the falling edge of $\overline{\text{CAS}}$. The truth table for single register mode SAM operation is shown in Table 5.

Table 5. Block Write function truth table

SAM PORT OPERATION	DT / OE at the falling edge of $\overline{\text{RAS}}$	SC	$\overline{\text{SE}}$	FUNCTION	Preceded by a
Serial Output Mode	H		L H	Enable Serial Read Disable Serial Read	Read Transfer
Serial Input Mode			L H	Enable Serial Write Disable Serial Write	Write Transfer
Serial Input Mode			L H	Enable Serial Write Disable Serial Write	Pseudo Write Transfer

SPLIT REGISTER MODE

In split register mode, data can be shifted out of one half of the SAM while a split read transfer is being performed on the other half of the SAM. A normal (Non-split) read transfer operation must precede any split read transfer operation. The non-split read transfer will set the SAM port into output mode. The split read transfers will not change the SAM port mode set by preceding normal transfer operation. RAM port operation may be performed independently except during split transfers. In the split register mode, serial data can be shifted out of one of the split SAM registers starting from any at the 256 tap locations, excluding the last address of each split SAM, data is shifted out sequentially starting from the selected tap location to the most significant bit (255 or 511) of the first split SAM and then the SAM pointer moves to the tap location selected for the second split SAM to shift data out sequentially starting from this tap location to the most significant bit (511 or 255) and finally wraps around to the least significant bit, as illustrated in the example below.



REFRESH

The SAM data registers are static flip-flop, therefore a refresh is not required.

DATA TRANSFER OPERATION

The TC524259B features two types of internal data transfer capability between RAM and the SAM, as shown in Figure 8. During a normal (Non-split) transfer, 512 words by 4 bits of data can be loaded from RAM to SAM (Read Transfer) or from SAM to RAM (Write Transfer). During a split read transfer, 256 words by 4 bits of data can be loaded from the lower/upper half of the RAM into the lower/upper half of the SAM (Split Read Transfer). The normal transfer and split transfer modes are controlled by the DSF special function input signal.




Figure 8. (a) Normal (Non—split)

Transfer (b) Split Read Transfer

As shown in Table 6, the TC524259B supports four types of transfer operations: Read transfer, Split read transfer, Write transfer, and Pseudo write transfer. Data transfer operations between RAM and SAM are invoked by holding the $\overline{DT}/\overline{OE}$ signal "low" at the falling edge of \overline{RAS} . The type of data transfer operation is determined by the state of \overline{CAS} , $\overline{WB}/\overline{WE}$, \overline{SE} and DSF latched at the falling edge of \overline{RAS} . During normal (Non-split) data transfer operations, the SAM port is switched from input to output mode (Read transfer) or output to input mode (Write transfer / Pseudo write transfer) whereas it remains unchanged during split read transfer operations. During a data transfer cycle, the row address $A_0 \sim A_8$ select one of the 512 rows of the memory array to or from which data will be transferred and the column address $A_0 \sim A_8$ select one of the tap locations in the serial register. The selected tap location is the start position in the SAM port from which the first serial data will be read out during the subsequent serial read cycle or the start position in the SAM port into which the first serial data will be written during the subsequent serial write cycle. During split read transfer cycles, the most significant column address (A8C) is controlled internally to determine which half of the serial register will be reloaded from the RAM array.

Table 4. Block Write function truth table

at the falling edge of RAS					Transfer Mode	Transfer Direction	Transfer Bit	SAM Port Mode
CAS	DT/OE	WB/WE	SE	DSF				
H	L	H	*	L	Read Transfer	RAM → SAM	512 x 4	Input → Output
H	L	L	L	L	Write Transfer	SAM → RAM	512 x 4	Output → Input
H	L	L	H	L	Pseudo Write Transfer	—	—	Output → Input
H	L	L	*	H	Write Transfer	SAM → RAM	256 x 4	Output → Input
H	L	H	*	H	Split Read Transfer	RAM → SAM	256 x 4	Not Changed

READ TRANSFER CYCLE

A read transfer consists of loading a selected row of data from the RAM array into the SAM register. A read transfer is invoked by holding $\overline{\text{CAS}}$ "high", $\overline{\text{DT}}/\overline{\text{OE}}$ "low", $\overline{\text{WB}}/\overline{\text{WE}}$ "high" and $\overline{\text{DSF}}$ "low" at the falling edge of $\overline{\text{RAS}}$. The row address selected at the falling edge of $\overline{\text{RAS}}$ determines the RAM row to be transferred into the SAM. The transfer cycle is completed at the rising edge of $\overline{\text{DT}}/\overline{\text{OE}}$. When the transfer is completed, the SAM port is set into the output mode. In a read / real time read transfer cycle, the transfer of a new row of data is completed at the rising edge of $\overline{\text{DT}}/\overline{\text{OE}}$ and this data becomes valid on the SIO lines after the specified access time t_{SCA} from the rising edge of the subsequent serial clock (SC) cycle. The start address of the serial pointer of the SAM is determined by the column address selected at the falling edge of $\overline{\text{CAS}}$.

Figure 9 shows the operation block diagram for read transfer operation.




Figure 9. Block Diagram for Read Transfer Operation

In a read transfer cycle (which is preceded by a write transfer cycle), the SC clock must be held at a constant V_{IL} or V_{IH} , after the SC high time has been satisfied. A rising edge of the SC clock must not occur until after the specified delay t_{SD} from the rising edge of $\overline{\text{DT}}/\overline{\text{OE}}$, as shown in Figure 10.




Figure 10. Read Transfer Timing

In a real time read transfer cycle (which is preceded by another read transfer cycle), the previous row data appears on the SIO lines until the $\overline{DT} / \overline{OE}$ signal goes "high" and the serial access time t_{SCA} for the following serial clock is satisfied. This feature allows for the first bit of the new row of data to appear on the serial output as soon as the last bit of the previous row has been strobed without any timing loss. To make this continuous data flow possible, the rising edge of $\overline{DT} / \overline{OE}$ must be synchronized with RAS, CAS and the subsequent rising edge of SC (t_{RTH} , t_{CTH} , and t_{TSL}/t_{TSD} must be satisfied), as shown in Figure 11.

The timing restriction t_{TSL}/t_{TSD} are 5ns min / 15ns min. The split read transfer mode eliminates these timing restrictions.





Figure 11. Real Time Read Transfer

WRITE TRANSFER CYCLE

A write transfer cycle transfers the contents of the SAM register into a selected row of the RAM array. If the SAM data to be transferred must first be loaded through the SAM port, a pseudo write transfer operation must precede the write transfer cycles. However, if the SAM data to be transferred into the RAM was previously loaded into the SAM via a read transfer, the SAM to RAM transfer can be executed simply by performing a write transfer cycle. A write transfer is invoked by holding $\overline{\text{CAS}}$ "high", $\overline{\text{DT}} / \overline{\text{OE}}$ "low", $\overline{\text{WB}} / \overline{\text{WE}}$ "low", $\overline{\text{SE}}$ "low" and DSF "low" at the falling edge of $\overline{\text{RAS}}$. Also if DSF is "high" under the condition of a "high" $\overline{\text{CAS}}$, "low" $\overline{\text{DT}} / \overline{\text{OE}}$ and "low", $\overline{\text{WB}} / \overline{\text{WE}}$ at the falling edge of $\overline{\text{RAS}}$, a write transfer is invoked independent of the state of $\overline{\text{SE}}$.



*1 DSF	*2 SE	Operation
0	L	Write Transfer
1	L or H	Write Transfer

The row address selected at the falling edge of $\overline{\text{RAS}}$ determines the RAM row address into which the data will be transferred. The column address selected at the falling edge of $\overline{\text{CAS}}$ determines the start address of the serial pointer of the SAM. After the write transfer is completed, the SIO lines are set in the input mode so that serial data synchronized with the SC clock can be loaded.




Figure 13. Block Diagram for Write Transfer Operation

When consecutive write transfer operations are performed, new data must not be written into the serial register until the $\overline{\text{RAS}}$ cycle of the preceding write transfer is completed. Consequently, the SC clock must be held at a constant V_{IL} or V_{IH} during the $\overline{\text{RAS}}$ cycle. A rising edge of the SC clock is only allowed after the specified delay t_{SRD} from the rising edge of $\overline{\text{RAS}}$, at which time a new row of data can be written in the serial register.

PSEUDO WRITE TRANSFER CYCLE

A pseudo write transfer cycle must be performed before loading data into the serial register after a read transfer operation has been executed. The only purpose of a pseudo write transfer is to change the SAM port mode from output mode to input mode (A data transfer from SAM to RAM does not occur). After the serial register is loaded with new data, a write transfer cycle must be performed to transfer the data from SAM to RAM. A pseudo write transfer is invoked by holding $\overline{\text{CAS}}$ "high", $\overline{\text{DT}} / \overline{\text{OE}}$ "low", $\overline{\text{WB}} / \overline{\text{WE}}$ "low", $\overline{\text{SE}}$ "high" and DSF "low" at the falling edge of $\overline{\text{RAS}}$.

The timing conditions are the same as the one for the write transfer cycle except for the state of SE at the falling edge of $\overline{\text{RAS}}$.

SPLIT READ TRANSFER AND QSF

The TC524259BJ / BZ features a split read transfer capability between the RAM and the SAM. During split read transfer operation, the serial register is split into two halves which can be controlled independently. Split read transfer operations can be performed to one half of the serial register while serial data can be shifted out of the other half of the serial register, as shown in Figure 14. The most significant column address location (A8C) is controlled internally to determine which half of the serial register will be reloaded from the RAM array. QSF is an output in which indicates which half of the serial register is in an active state. QSF changes state when the last SC clock is applied to active split SAM, as shown in Figure 15.




Figure 14. Split Register Mode




Figure 15. QSF Output State During Split Register Mode

SPLIT READ TRANSFER CYCLE

A split read transfer consists of loading 256 words by 4 bits of data from a selected row of the split RAM array into the corresponding non-active split SAM register.

Serial data can be shifted out of the other half of the split SAM register simultaneously. The block diagram and timing diagram for split read transfer mode are shown in Figure 16 and 17, respectively. During split read transfer operation, the RAM port input clocks do not have to be synchronized with the serial clock SC, thus eliminating timing restrictions as in the case of on-the-fly read transfers. A split read transfer can be performed after a delay of t_{STS} , from the change of state of the QSF output, is satisfied.




Figure 16. Block Diagram for Split Read Transfer




Figure 17. Timing Diagram for Split Read transfer

A normal (Non-split) read transfer operation must precede split read transfer cycles as shown in the example in Figure 18.




Figure 18. Example of Consecutive Read Transfer Operations

SPLIT—REGISTER OPERATION SEQUENCE (EXAMPLE)

Split read transfers must be preceded by a normal read transfer. Figure 19 illustrates an example of split register operation sequence after device power-up and initialization. After power-up, a minimum of 8 \overline{RAS} and 8 SC clock cycles must be performed to properly initialize the device. A read transfer is then performed and the column address latched at the falling edge of \overline{CAS} sets the SAM tap pointer location which up to that point was in an undefined location. Subsequently, the pointer address is incremented by cycling the serial clock SC from the starting location to the last location in the register (address 511) and wraps around to the tap location set by the split read transfer performed for the lower SAM while the upper SAM is being accessed. The SAM address is incremented as long as SC is clocked. The following split read transfer sets a new tap location in the upper split SAM register address 256 in this example and the pointer is incremented from this location by cycling the SC clock.





Figure 19. Example of Split SAM Register Operation Sequence

The next operation is a pseudo write transfer which switches the SAM port from output mode to input mode in preparation for either write transfers or split write transfers. The column address latched at the falling edge of \overline{CAS} during the pseudo write transfer sets the serial register tap location. Serial data will be written into the SAM starting from this location.


TRANSFER OPERATION WITHOUT CAS

During all transfer cycles, the $\overline{\text{CAS}}$ input clock must be cycled, so that the column address are latched at the falling edge of $\overline{\text{CAS}}$, to set the SAM tap location. If $\overline{\text{CAS}}$ was maintained at a constant "high" level during a transfer cycle, the SAM pointer location would be undefined. Therefore a transfer cycle with $\overline{\text{CAS}}$ held "high" is not allowed (Refer to the illustration below).




TAP LOCATION SELECTION IN SPLIT READ TRANSFER OPERATION

- (a) In a split read transfer Operation, column addresses A0C through A7C must be latched at the falling edge of $\overline{\text{CAS}}$ in order to set the tap location in one of the split SAM registers. During a split read transfer, column address A8C is controlled internally and therefore it is ignored internally at the falling edge of $\overline{\text{CAS}}$.



During a split transfer, it is not allowed to set the last address location (A0C~A7C=FF), in either the lower SAM or the upper SAM₁, as the tap location.

- (b) In the case of multiple split read transfers performed into the same split SAM register, the tap location specified during the last split read transfer, before QSF toggles, will prevail. In the example shown below, multiple split read transfers are performed into the upper SAM (Non-active) while the lower SAM (active) is being accessed at the time when QSF toggles, the first SC serial clock will start shifting serial data starting from the Tap N address location.



SPLIT READ TRANSFER OPERATION ALLOWABLE PERIOD

Figure 26 illustrates the relationship between the serial clock SC and the special function output QSF during split read transfers and highlights the time periods where split read transfer are allowed, relative to SC and QSF.





Figure 20. Split Transfer Operation Allowable Periods

As indicated in Figure 20, a split read transfer is not allowed during the period of $t_{STH} + t_{STS}$.


SPLIT READ TRANSFER CYCLE AFTER NORMAL READ TRANSFER CYCLE

A split read transfer may be performed following a normal read transfer provided that a minimum delay of 30ns from the rising edge of the first clock SC is satisfied (Refer to the illustration shown below).




NORMAL READ TRANSFER CYCLE AFTER NORMAL READ TRANSFER CYCLE

Another read transfer may be performed following the read transfer provided that a minimum delay of 30ns from the rising edge of the first clock SC is satisfied (Refer to the illustration shown below).



NORMAL TRANSFER AFTER SPLIT READ TRANSFER

A normal transfer (read / write / pseudo write) may be performed following split read transfer operation provided that a 30ns minimum delay is satisfied after the QSF signal toggles.



POWER-UP

Power must be applied to the $\overline{\text{RAS}}$ and $\overline{\text{DT}} / \overline{\text{OE}}$ input signals to pull them "high" before or at the same time as the V_{CC} supply is turned on. After power-up, a pause of 200 μs minimum is required with $\overline{\text{RAS}}$ and $\overline{\text{DT}} / \overline{\text{OE}}$ held "high". After the pause, a minimum of 8 $\overline{\text{RAS}}$ and 8 SC dummy cycles must be performed to stabilize the internal circuitry, before valid read, write or transfer operations can begin. During the initialization period, the $\overline{\text{DT}} / \overline{\text{OE}}$ signal must be held "high". If the internal refresh counter is used, a minimum 8 CAS-before- $\overline{\text{RAS}}$ initialization cycles are required instead of 8 $\overline{\text{RAS}}$ cycles.

INITIAL STATE AFTER POWER-UP

When power is achieved with $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{DT}} / \overline{\text{OE}}$ and $\overline{\text{WB}} / \overline{\text{WE}}$ held "high", the internal state of the TC524258B is automatically set as follows.

However, the initial state can not be guaranteed for various power-up conditions and input signal levels. Therefore, it is recommended that the initial state be set after the initialization of the device is performed (200 μs pause followed by a minimum of 8 $\overline{\text{RAS}}$ cycles and 8 SC cycles) and before valid operations begin.

	State after power-up
SAM port	Input Mode
QSF	High-Impedance
Color Register	all "0"
WM1 Register	Write Enable
TAP pointer	Invalid