

# TOSHIBA MOS MEMORY PRODUCT

32,768 WORD × 8 BIT CMOS STATIC RAM  
SILICON GATE CMOS  
PRELIMINARY

TC55257AP-10/APL-10/AP-12/APL-12  
TC55257AF-10/AFL-10/AF-12/AFL-12

## DESCRIPTION

The TC55257AP is 262,144 bit static random access memory organized as 32,768 words by 8 bits using CMOS technology, and operated from a single 5V supply. Advanced circuit techniques provide both high speed and low power features with a maximum operating current of 5mA/MHz and minimum cycle time of 100ns/120ns.

When  $\overline{CE}$  is a logical high, the device is placed in low power standby mode in which standby current is 2 $\mu$ A typically. The TC55257AP has two control inputs. Chip enable (CE) allow for device selection and data retention control, and an output enable input ( $\overline{OE}$ ) provides fast memory access. Thus the TC55257AP is suitable for use in various microprocessor application systems where high speed, low power, and battery back up are required.

TC55257AP is offered in both a standard dual-in-line 28 pin plastic package (0.6 inch width) and small-out-line plastic flat package.

## FEATURES

- Low Power Dissipation  
27.5mW/MHz(Max.) Operating
- Standby Current  
100 $\mu$ A(Max.): TC55257APL-10/APL-12  
/AFL-10/AFL-12  
1mA(Max.): TC55257AP-10/AP-12  
/AF-10/AF-12
- 5V Single Power Supply
- Power Down Feature:  $\overline{CE}$
- Data Retention Supply Voltage:  
2.0 ~ 5.5V


### • Access Time

|                              | TC55257AP-10/APL-10<br>AF-10/AFL-10 | TC55257AP-12/APL-12<br>AF-12/AFL-12 |
|------------------------------|-------------------------------------|-------------------------------------|
| Access Time(MAX.)            | 100ns                               | 120ns                               |
| CE Access Time(MAX.)         | 100ns                               | 120ns                               |
| Output Enable Time<br>(MAX.) | 50ns                                | 60ns                                |

- Directly TTL Compatible: All Inputs and Outputs
- Plastic DIP and Plastic FP Package

## PIN CONNECTION


(TOP VIEW)



## PIN NAMES

|                 |                          |
|-----------------|--------------------------|
| A0 ~ A14        | Address Inputs           |
| R/W             | Read/Write Control Input |
| $\overline{OE}$ | Output Enable Input      |
| $\overline{CE}$ | Chip Enable Input        |
| I/O1 ~ I/O8     | Data Input/Output        |
| VDD             | Power (+5V)              |
| GND             | Ground                   |

## BLOCK DIAGRAM



**TC55257AP-10/APL-10/AP-12/APL-12**  
**TC55257AF-10/AFL-10/AF-12/AFL-12**

**OPERATION MODE**

| OPERATION MODE  | $\overline{CE}$ | $\overline{OE}$ | R/W | I/O1 ~ I/O8      | POWER            |
|-----------------|-----------------|-----------------|-----|------------------|------------------|
| Read            | L               | L               | H   | D <sub>OUT</sub> | I <sub>DDO</sub> |
| Write           | L               | *               | L   | D <sub>IN</sub>  | I <sub>DDO</sub> |
| Output Deselect | L               | H               | H   | High-Z           | I <sub>DDO</sub> |
| Standby         | H               | *               | *   | High-Z           | I <sub>DDS</sub> |

\*) H or L

**MAXIMUM RATINGS**

| SYMBOL              | ITEM                     | RATING                      | UNIT     |
|---------------------|--------------------------|-----------------------------|----------|
| V <sub>DD</sub>     | Power Supply Voltage     | -0.3 ~ 7.0                  | V        |
| V <sub>IN</sub>     | Input Voltage            | -0.3* ~ 7.0                 | V        |
| V <sub>I/O</sub>    | Input and Output Voltage | -0.5 ~ V <sub>DD</sub> +0.5 | V        |
| P <sub>D</sub>      | Power Dissipation        | 1.0                         | W        |
| T <sub>solder</sub> | Soldering Temperature    | 260 ± 10                    | °C · sec |
| T <sub>strg</sub>   | Storage Temperature      | -55 ~ 150                   | °C       |
| T <sub>opr</sub>    | Operating Temperature    | 0 ~ 70                      | °C       |

\* ..... -3.0V at pulse width 50ns

**D.C. RECOMMENDED OPERATING CONDITIONS**

| SYMBOL          | PARAMETER                     | MIN. | TYP. | MAX.                 | UNIT |
|-----------------|-------------------------------|------|------|----------------------|------|
| V <sub>DD</sub> | Power Supply Voltage          | 4.5  | 5.0  | 5.5                  | V    |
| V <sub>IH</sub> | Input High Voltage            | 2.2  | -    | V <sub>DD</sub> +0.3 | V    |
| V <sub>IL</sub> | Input Low Voltage             | -0.3 | -    | 0.8                  | V    |
| V <sub>DH</sub> | Data Retention Supply Voltage | 2.0  | -    | 5.5                  | V    |

**TC55257AP-10/APL-10/AP-12/APL-12**  
**TC55257AF-10/AFL-10/AF-12/AFL-12**

**D.C. and OPERATING CHARACTERISTICS** ( $T_a=0 \sim 70^\circ\text{C}$ ,  $V_{DD}=5V \pm 10\%$ )

| SYMBOL     | PARAMETER                          | TEST CONDITION   | MIN.                            | TYP. | MAX.      | UNIT          |               |
|------------|------------------------------------|--|---------------------------------|------|-----------|---------------|---------------|
| $I_{IL}$   | Input Leakage Current              | $V_{IN}=0 \sim V_{DD}$   | -                               | -    | $\pm 1.0$ | $\mu\text{A}$ |               |
| $I_{OH}$   | Output High Current                | $V_{OH}=2.4V$  | -1.0                            | -    | -         | mA            |               |
| $I_{OL}$   | Output Low Current                 | $V_{OL}=0.4V$  | 4.0                             | -    | -         | mA            |               |
| $I_{LO}$   | Output Leakage Current             | $\overline{CE}=V_{IH}$ or $R/W=V_{IL}$ or $\overline{OE}=V_{IH}$<br>$V_{OUT}=0 \sim V_{DD}$                                | -                               | -    | $\pm 1.0$ | $\mu\text{A}$ |               |
| $I_{DDO1}$ | Operating Current<br>(Read Cycle)* | $V_{DD}=5.5V$<br>$\overline{CE}=V_{IL}$ , $R/W=V_{IH}$<br>Other Input<br>$=V_{IH}/V_{IL}$<br>$I_{OUT}=0\text{mA}$          | $t_{\text{cycle}}=1\mu\text{s}$ | -    | -         | 10            | mA            |
| $I_{DDO2}$ |                                    | $V_{DD}=5.5V$<br>$\overline{CE}=0.2V$ ,<br>$R/W=V_{DD}-0.2V$<br>Other Input<br>$=V_{DD}-0.2V/0.2V$<br>$I_{OUT}=0\text{mA}$ | $t_{\text{cycle}}=1\mu\text{s}$ | -    | -         | 5             |               |
| $I_{DDS1}$ | Standby Current                    | $\overline{CE}=V_{IH}$   | -                               | -    | 3         | mA            |               |
| $I_{DDS2}$ | Standby Current                    | $\overline{CE}=V_{DD}-0.2V$  | TC55257APL/<br>AFL              | -    | 2         | 100           | $\mu\text{A}$ |
|            |                                    | $V_{DD}=2.0 \sim 5.5V$   | TC55257AP/AF                    | -    | -         | 1.0           | mA            |

\* Assuming that R/W is Low for Write Cycle, the current consumption is twice as much as that when R/W is High for Write Cycle

**CAPACITANCE** ( $T_a=25^\circ\text{C}$ ,  $f=1\text{MHz}$ )

| SYMBOL    | PARAMETER          | TEST CONDITION       | MAX. | UNIT |
|-----------|--------------------|----------------------|------|------|
| $C_{IN}$  | Input Capacitance  | $V_{IN}=\text{GND}$  | 10   | pF   |
| $C_{OUT}$ | Output Capacitance | $V_{OUT}=\text{GND}$ | 10   | pF   |

Note: This parameter periodically sampled is not 100% tested.

# TC55257AP-10/APL-10/AP-12/APL-12

# TC55257AF-10/AFL-10/AF-12/AFL-12

A.C. CHARACTERISTICS (Ta=0 ~ 70°C, V<sub>DD</sub>=5V±10%)

## Read Cycle

| SYMBOL           | PARAMETER   | TEST CONDITION   | TC55257AP-10/APL-10<br>AF-10/AFL-10 |      | TC55257AP-12/APL-12<br>AF-12/AFL-12 |      | UNIT |
|------------------|---|--|-------------------------------------|------|-------------------------------------|------|------|
|                  |   |  | MIN.                                | MAX. | MIN.                                | MAX. |      |
| t <sub>RC</sub>  | Read Cycle Time                                     | V <sub>IN</sub> =2.4V/0.6V                               | 100                                 | -    | 120                                 | -    | ns   |
| t <sub>ACC</sub> | Address Access Time                                 | V <sub>IH</sub> =2.2V                                    | -                                   | 100  | -                                   | 120  |      |
| t <sub>CO</sub>  | $\overline{CE}$ Access Time                         | V <sub>IL</sub> =0.8V                                    | -                                   | 100  | -                                   | 120  |      |
| t <sub>OE</sub>  | Output Enable to Output in Valid                    | t <sub>r</sub> , t <sub>f</sub> ≤ 5ns                    | -                                   | 50   | -                                   | 60   |      |
| t <sub>COE</sub> | Chip Enable ( $\overline{CE}$ ) to Output in Low-Z  | V <sub>OH</sub> =2.2V                                    | 10                                  | -    | 10                                  | -    |      |
| t <sub>OOE</sub> | Output Enable to Output in Low-Z                    | V <sub>OL</sub> =0.8V                                    | 5                                   | -    | 5                                   | -    |      |
| t <sub>OD</sub>  | Chip Enable ( $\overline{CE}$ ) to Output in High-Z | Output Load:<br>C <sub>L</sub> (100pF) and<br>1 TTL Gate | -                                   | 50   | -                                   | 60   |      |
| t <sub>ODO</sub> | Output Enable to Output in High-Z                   |  | -                                   | 40   | -                                   | 50   |      |
| t <sub>OH</sub>  | Output Data Hold Time                               |  | 10                                  | -    | 10                                  | -    |      |

## Write Cycle

| SYMBOL           | PARAMETER                      | TEST CONDITION                        | TC55257AP-10/APL-10<br>AF-10/AFL-10 |      | TC55257AP-12/APL-12<br>AF-12/AFL-12 |      | UNIT |
|------------------|--------------------------------|---------------------------------------|-------------------------------------|------|-------------------------------------|------|------|
|                  |                                |                                       | MIN.                                | MAX. | MIN.                                | MAX. |      |
| t <sub>WC</sub>  | Write Cycle Time               | V <sub>IN</sub> =2.4V/0.6V            | 100                                 | -    | 120                                 | -    | ns   |
| t <sub>WP</sub>  | Write Pulse Width              | V <sub>IH</sub> =2.2V                 | 70                                  | -    | 80                                  | -    |      |
| t <sub>CW</sub>  | Chip Selection to End of Write | V <sub>IL</sub> =0.8V                 | 90                                  | -    | 100                                 | -    |      |
| t <sub>AS</sub>  | Address Set up Time            | t <sub>r</sub> , t <sub>f</sub> ≤ 5ns | 0                                   | -    | 0                                   | -    |      |
| t <sub>WR</sub>  | Write Recovery Time            |                                       | 10                                  | -    | 10                                  | -    |      |
| t <sub>ODW</sub> | R/W to Output High-Z           |                                       | -                                   | 50   | -                                   | 60   |      |
| t <sub>OEW</sub> | R/W to Output Low-Z            |                                       | 10                                  | -    | 10                                  | -    |      |
| t <sub>DS</sub>  | Data Set up Time               |                                       | 40                                  | -    | 50                                  | -    |      |
| t <sub>DH</sub>  | Data Hold Time                 |                                       | 0                                   | -    | 0                                   | -    |      |


Note: Input pulse levels=V<sub>IN</sub>

Timing Measurement Reference Levels=V<sub>IH</sub>, V<sub>IL</sub>


**TC55257AP-10/APL-10/AP-12/APL-12**  
**TC55257AF-10/AFL-10/AF-12/AFL-12**

**TIMING WAVEFORMS**

**READ CYCLE (1)**




**WRITE CYCLE 1 (4) (R/W Controlled Write)**



**TC55257AP-10/APL-10/AP-12/APL-12**  
**TC55257AF-10/AFL-10/AF-12/AFL-12**

WRITE CYCLE 2 (4) ( $\overline{CE}$  Controlled Write)



- Note: 1. R/W is High for Read Cycle.
2. Assuming that  $\overline{CE}$  low transition occurs coincident with or after R/W Low transition, Outputs remain in a high impedance state.
3. Assuming that  $\overline{CE}$  High transition occurs coincident with or prior to R/W High transition, Outputs remain in a high impedance state.
4. Assuming that  $\overline{OE}$  is High for Write Cycle, Outputs are in high impedance state during this period.

**TC55257AP-10/APL-10/AP-12/APL-12**  
**TC55257AF-10/AFL-10/AF-12/AFL-12**


**DATA RETENTION CHARACTERISTICS**

( $T_a=0 \sim 70^\circ\text{C}$ )

| SYMBOL     | PARAMETER                               |              | MIN.                 | TYP. | MAX. | UNIT          |               |
|------------|---|--------------|----------------------|------|------|---------------|---------------|
| $V_{DH}$   | Data Retention Supply Voltage           |              | 2.0                  | -    | 5.5  | V             |               |
| $I_{DDS2}$ | Standby Supply Current                  | TC55257APL   | $V_{DD}=3.0\text{V}$ | -    | -    | 50            | $\mu\text{A}$ |
|            |   | /AFL         | $V_{DD}=5.5\text{V}$ | -    | -    | 100           |               |
|            |   | TC55257AP/AF |                      |      | -    | -             | 1.0           |
| $t_{CDR}$  | Chip Deselection to Data Retention Mode |              | 0                    | -    | -    | $\mu\text{s}$ |               |
| $t_R$      | Recovery Time                           |              | $t_{RC}(1)$          | -    | -    |               |               |

Note (1): Read Cycle Time

$\overline{\text{CE}}$  Controlled Data Retention Mode




Note (2): If the  $V_{IH}$  of  $\overline{\text{CE}}$  is 2.4V in operation,  $I_{DDS1}$  current flows during the period that the  $V_{DD}$  voltage is going down from 4.5V to 2.4V.

**TC55257AP-10/APL-10/AP-12/APL-12**  
**TC55257AF-10/AFL-10/AF-12/AFL-12**

DIP 28 PIN OUTLINE DRAWING (6D28A-P)


Unit in mm



Note: Lead pitch is 2.54 and tolerance is ±0.25 against theoretical center of each lead that is obtained on the basis of No.1 and No.28 leads.

MFP 28 PIN OUTLINE DRAWINGS (F28GA-P)

Unit in mm



Note: Lead pitch is 1.27 and tolerance is ±0.12 against theoretical center of each lead that is obtained on the basis of No.1 and No.28 leads.