

# TOSHIBA MOS MEMORY PRODUCT

32,768 WORD × 8 BIT CMOS STATIC RAM  
SILICON GATE CMOS

TC55257PL-85, TC55257P-10/PL-10  
TC55257P-12/PL-12

## DESCRIPTION

The TC55257P is 262,144 bit static random access memory organized as 32,768 words by 8 bits using CMOS technology, and operated from a single 5V supply. Advanced circuit techniques provide both high speed and low power features with a operating current of 5mA/MHz(Typ.) and minimum cycle time of 85ns.

When  $\overline{CE}$  is a logical high, the device is placed in low power standby mode in which standby current is  $2\mu A$  typically. The TC55257P has two control inputs. Chip enable (CE) allow for device selection and data retention control, and an output enable input ( $\overline{OE}$ ) provides fast memory access. Thus the TC55257P is suitable for use in various microprocessor application systems where high speed, low power, and battery back up are required.

The TC55257P is offered in a dual-in-line 28 pin standard plastic package.

## FEATURES

- Low Power Dissipation  
27.5mW/1MHz(Max.) Operating
- Standby Current  
100uA(Max.): TC55257PL-85/  
PL-10/  
PL-12  
1mA(Max.): TC55257P-10/  
P-12
- 5V Single Power Supply
- Power Down Feature: CE

• Data Retention Supply Voltage: 2.0 ~ 5.5V


• Access Time

	TC55257PL-85	TC55257P-10 TC55257PL-10	TC55257P-12 TC55257PL-12
Access Time (Max.)	85ns	100ns	120ns
CE Access Time (Max.)	85ns	100ns	120ns
Output Enable Time (Max.)	40ns	50ns	60ns

• Directly TTL Compatible: All Inputs and Outputs

• Standard 28 pin DIP


## PIN CONNECTION (TOP VIEW)



## PIN NAMES

A0 ~ A14	Address Inputs
R/W	Read/Write Control Input
OE	Output Enable Input
CE	Chip Enable Input
I/O1 ~ I/O8	Data Input/Output
V <sub>DD</sub>	Power (+5V)
GND	Ground

## BLOCK DIAGRAM



**TC55257PL-85, TC55257P-10/PL-10  
TC55257P-12/PL-12**

**OPERATION MODE**

OPERATION MODE	$\overline{CE}$	$\overline{OE}$	R/W	$I/O_1 \sim I/O_8$	POWER
Read	L	L	H	$D_{OUT}$	$I_{DDO}$
Write	L	*	L	$D_{IN}$	$I_{DDO}$
Output Deselect	L	H	H	High-Z	$I_{DDO}$
Standby	H	*	*	High-Z	$I_{DDS}$

\*) H or L

**MAXIMUM RATINGS**

SYMBOL	ITEM	RATING	UNIT
$V_{DD}$	Power Supply Voltage	-0.3 ~ 7.0	V
$V_{IN}$	Input Voltage	-0.3 * 7.0	V
$V_{I/O}$	Input and Output Voltage	-0.5 ~ $V_{DD}+0.5$	V
$P_D$	Power Dissipation	1.0	W
$T_{solder}$	Soldering Temperature	260 * 10	°C.sec
$T_{strg}$	Storage Temperature	-55 ~ 150	°C
$T_{opr}$	Operating Temperature	0 ~ 70	°C

\* ..... -3.0V at pulse width 50ns

**D.C. RECOMMENDED OPERATING CONDITIONS**

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
$V_{DD}$	Power Supply Voltage	4.5	5.0	5.5	V
$V_{IH}$	Input High Voltage	2.2	-	$V_{DD}+0.3$	V
$V_{IL}$	Input Low Voltage	-0.3	-	0.8	V
$V_{DH}$	Data Retention Supply Voltage	2.0	-	5.5	V

**TC55257PL-85, TC55257P-10/PL-10  
TC55257P-12/PL-12**

**D.C. and OPERATING CHARACTERISTICS** (Ta=0~70°C, V<sub>DD</sub>=5V±10%)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
I <sub>IL</sub>	Input Leakage Current	V <sub>IN</sub> =0~V <sub>DD</sub>	-	-	±1.0	µA
I <sub>OH</sub>	Output High Current	V <sub>OH</sub> =2.4V	-1.0	-	-	mA
I <sub>OL</sub>	Output Low Current	V <sub>OL</sub> =0.4V	4.0	-	-	mA
I <sub>LO</sub>	Output Leakage Current	CE=V <sub>IH</sub> or R/W=V <sub>IL</sub> or OE=V <sub>IH</sub> V <sub>OUT</sub> =0 ~ V <sub>DD</sub>	-	-	±1.0	µA
I <sub>DD01</sub>	Operating Current (Read Cycle)*	V <sub>DD</sub> =5.5V CE=V <sub>IL</sub> , R/W=V <sub>IH</sub> Other Input =V <sub>IH</sub> /V <sub>IL</sub> I <sub>OUT</sub> =0mA	t <sub>cycle</sub> =1µs	-	-	10
			t <sub>cycle</sub> = Min. cycle	-	-	70
I <sub>DD02</sub>		V <sub>DD</sub> =5.5V CE=0.2V, R/W=V <sub>DD</sub> -0.2V Other Input =V <sub>DD</sub> -0.2V/0.2V I <sub>OUT</sub> =0mA	t <sub>cycle</sub> =1µs	-	-	45
			t <sub>cycle</sub> = Min. cycle	-	-	60
I <sub>DDS1</sub>	Standby Current	CE=V <sub>IH</sub>	-	-	3	mA
I <sub>DDS2</sub>	Standby Current	CE=V <sub>DD</sub> -0.2V	TC55257PL	-	2	100
		V <sub>DD</sub> =2.0 ~ 5.5V	TC55257P	-	-	1.0

\* Assuming that R/W is Low for Write Cycle, the current consumption is twice as much as that when R/W is High for Write Cycle.

**CAPACITANCE** (Ta=25°C, f=1MHz)

SYMBOL	PARAMETER	TEST CONDITION	MAX.	UNIT
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> =GND	10	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> =GND	10	pF

Note: This parameter periodically sampled is not 100% tested.

**TC55257PL-85, TC55257P-10/PL-10  
TC55257P-12/PL-12**

**A.C. CHARACTERISTICS** (Ta=0 ~ 70°C, V<sub>DD</sub>=5V±10%)

Read Cycle

SYMBOL	PARAMETER	TEST CONDITION	TC55257PL-85		TC55257P-10 /PL-10		TC55257P-12 /PL-12		UNIT
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
t <sub>RC</sub>	Read Cycle Time	V <sub>IN</sub> =2.4V/0.6V V <sub>IH</sub> =2.2V V <sub>IL</sub> =0.8V t <sub>r</sub> , t <sub>f</sub> ≤5ns V <sub>OH</sub> =2.2V V <sub>OL</sub> =0.8V Output Load: C <sub>L</sub> (100pF) and 1 TTL Gate	85	-	100	-	120	-	ns
t <sub>ACC</sub>	Address Access Time		-	85	-	100	-	120	
t <sub>CO</sub>	CE Access Time		-	85	-	100	-	120	
t <sub>OE</sub>	Output Enable to Output in Valid		-	40	-	50	-	60	
t <sub>COE</sub>	Chip Enable(CE)to Output in Low-Z		10	-	10	-	10	-	
t <sub>OEE</sub>	Output Enable to Output in Low-Z		5	-	5	-	5	-	
t <sub>OD</sub>	Chip Enable(CE)to Output in High-Z		-	30	-	50	-	60	
t <sub>ODO</sub>	Output Enable to Output in High-Z		-	30	-	40	-	50	
t <sub>OH</sub>	Output Data Hold Time		5	-	10	-	10	-	

Write Cycle


SYMBOL	PARAMETER	TEST CONDITION	TC55257PL-85		TC55257P-10 /PL-10		TC55257P-12 /PL-12		UNIT
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
t <sub>WC</sub>	Write Cycle Time	V <sub>IN</sub> =2.4V/0.6V V <sub>IH</sub> =2.2V V <sub>IL</sub> =0.8V t <sub>r</sub> , t <sub>f</sub> ≤5ns	85	-	100	-	120	-	ns
t <sub>WP</sub>	Write Pulse Width		60	-	70	-	80	-	
t <sub>CW</sub>	Chip Selection to End of Write		65	-	90	-	100	-	
t <sub>AS</sub>	Address Set up Time		0	-	0	-	0	-	
t <sub>WR</sub>	Write Recovery Time		10	-	10	-	10	-	
t <sub>ODW</sub>	R/W to Output High-Z		-	30	-	50	-	60	
t <sub>OEW</sub>	R/W to Output Low-Z		10	-	10	-	10	-	
t <sub>DS</sub>	Data Set up Time		40	-	40	-	50	-	
t <sub>DH</sub>	Data Hold Time		0	-	0	-	0	-	

Note: Input pulse levels=V<sub>IN</sub>


Timing Measurement Reference levels=V<sub>IH</sub>, V<sub>IL</sub>

**TIMING WAVEFORMS**

**READ CYCLE (1)**




**WRITE CYCLE 1 (4) (R/W Controlled Write)**



**TC55257PL-85, TC55257P-10/PL-10  
TC55257P-12/PL-12**

**WRITE CYCLE 2 (4) ( $\overline{CE}$  Controlled Write)**



Note: 1. R/W is High for Read Cycle.

2. Assuming that  $\overline{CE}$  low transition occurs coincident with or after R/W Low transition, Outputs remain in a high impedance state.
3. Assuming that  $\overline{CE}$  High transition occurs coincident with or prior to R/W High transition, Outputs remain in a high impedance state.
4. Assuming that  $\overline{OE}$  is High for Write Cycle, Outputs are in high impedance state during this period.


**TC55257PL-85, TC55257P-10/PL-10  
TC55257P-12/PL-12**

**DATA RETENTION CHARACTERISTICS** (Ta=0 ~ 70°C)

SYMBOL	PARAMETER			MIN.	TYP.	MAX.	UNIT
V <sub>DH</sub>	Data Retention Supply Voltage			2.0	-	5.5	V
I <sub>DDS2</sub>	Standby Supply Current	TC55257PL	V <sub>DD</sub> =3.0V	-	-	50	μA
			V <sub>DD</sub> =5.5V	-	-	100	
	TC55257P			-	-	1.0	mA
t <sub>CDR</sub>	Chip Deselection to Data Retention Mode			0	-	-	μs
t <sub>R</sub>	Recovery Time			t <sub>RC(1)</sub>	-	-	

Note (1): Read cycle time

$\overline{CE}$  Controlled Data Retention Mode




Note (2): If the V<sub>IH</sub> of  $\overline{CE}$  is 2.4V in operation, I<sub>DDS1</sub> current flows during the period that the V<sub>DD</sub> voltage is going down from 4.5V to 2.4V.

**TC55257PL-85, TC55257P-10/PL-10**

**TC55257P-12/PL-12**

DIP 28 PIN OUTLINE DRAWING (6D28A-P)

Unit in mm



Note: Lead pitch is 2.54 and tolerance is  $\pm 0.25$  against theoretical center of each lead that is obtained on the basis of No.1 and No.28 leads.