

### SILICON GATE CMOS

### 65,536 WORD x 4 BIT CMOS STATIC RAM

#### Description

The TC55464AP/AJ is a 262,144 bit high speed CMOS static random access memory organized as 65,536 words by 4 bits and operated from a single 5V supply. Toshiba's advanced CMOS technology and circuit design enable high speed operation.

The TC55464AP/AJ features low power dissipation when the device is deselected using chip enable ( $\overline{CE}$ ). Also, the device power between memory accesses is reduced by an automatic power down circuit.


The TC55464AP/AJ is suitable for use in high speed applications such as cache memory and high speed storage. All inputs and outputs are TTL compatible.

The TC55464AP/AJ is available in a 300mil width, 24-pin DIP and SOJ suitable for high density surface assembly.

#### Features

- Fast access time
  - TC55464AP/AJ-15 15ns (max.)
  - TC55464AP/AJ-20 20ns (max.)
  - TC55464AP/AJ-25 25ns (max.)
  - TC55464AP/AJ-35 35ns (max.)
- Low power dissipation
  - Operation: 120mA (max.)
  - TC55464AP/AJ-20 120mA (max.)
  - TC55464AP/AJ-25 120mA (max.)
  - TC55464AP/AJ-35 100mA (max.)
  - Standby: 1mA (max.)
- Single 5V power supply:  $5V \pm 10\%$
- Fully static operation
- Inputs and outputs TTL compatible
- Package:
  - TC55464AP: DIP24-P-300B
  - TC55464AJ: SOJ24-P-300A


#### Pin Connection (Top View)



#### Pin Names

A0 ~ A15	Address Inputs
I/O1 ~ I/O4	Data Inputs/Outputs
$\overline{CE}$	Chip Enable Input
WE	Write Enable Input
V <sub>DD</sub>	Power (+5V)
GND	Ground

## Block Diagram



## Operating Mode

MODE	PIN	$\overline{CE}$	$\overline{WE}$	I/O1 ~ I/O4	POWER
Read		L	H	Output	I <sub>DDO</sub>
Write		L	L	Input	I <sub>DDO</sub>
Standby		H	*	High Impedance	I <sub>DDS</sub>

\*H or L

## Maximum Ratings

SYMBOL	ITEM	RATING	UNIT
V <sub>DD</sub>	Power Supply Voltage	-0.5 ~ 7.0	V
V <sub>IN</sub>	Input Voltage	-2.0 ~ 7.0	V
V <sub>I/O</sub>	Input/Output Voltage	-0.5* ~ V <sub>DD</sub> + 0.5	V
P <sub>D</sub>	Power Dissipation	1.0	W
T <sub>SOLDER</sub>	Soldering Temperature • Time	260 • 10	°C • sec
T <sub>STRG</sub>	Storage Temperature	-65 ~ 150	°C
T <sub>OPR</sub>	Operating Temperature	-10 ~ 85	°C

\*-3V with a pulse width of 10ns

**DC Recommended Operating Conditions**

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
$V_{DD}$	Power Supply Voltage	4.5	5.0	5.5	V
$V_{IH}$	Input High Voltage	2.2	—	$V_{DD} + 0.5$	V
$V_{IL}$	Input Low Voltage	-0.5*	—	0.8	V

\* -3V with a pulse width of 10ns

**DC Characteristics ( $T_a = 0 \sim 70^\circ\text{C}$ ,  $V_{DD} = 5\text{V}\pm10\%$ )**

SYMBOL	PARAMETER	TEST CONDITION			MIN.	TYP.	MAX.	UNIT
$I_{LI}$	Input Leakage Current	$V_{IN} = 0 \sim V_{DD}$	—	—	—	—	$\pm 1$	$\mu\text{A}$
$I_{LO}$	Output Leakage Current	$\overline{CE} = V_{IH}$ or $\overline{WE} = V_{IL}$ , $V_{OUT} = 0 \sim V_{DD}$	—	—	—	—	$\pm 1$	$\mu\text{A}$
$I_{OH}$	Output High Current	$V_{OH} = 2.4\text{V}$	—	—	-4	—	—	$\text{mA}$
$I_{OL}$	Output Low Current	$V_{OL} = 0.4\text{V}$	—	—	8	—	—	$\text{mA}$
$I_{DDO}$	Operating Current	$t_{cycle} = \text{Min cycle}$ $\overline{CE} = V_{IL}$ Other Inputs = $V_{IH}/V_{IL}$	-15 -20 -25 -35	—	—	120 120 120 100	—	mA
$I_{DDS1}$	Standby Current	$t_{cycle} = \text{Min cycle}$ $\overline{CE} = V_{IH}$ Other Inputs = $V_{IH}/V_{IL}$	-15 -20 -25 -35	—	—	20	—	mA
$I_{DDS2}$		$\overline{CE} = V_{DD} - 0.2\text{V}$ Other Inputs = $V_{DD} - 0.2\text{V}$ or $0.2\text{V}$	—	—	—	1	—	

**Capacitance\* ( $T_a = 25^\circ\text{C}$ ,  $f = 1.0\text{MHz}$ )**

SYMBOL	PARAMETER	TEST CONDITION			MAX.	UNIT
$C_{IN}$	Input Capacitance	$V_{IN} = \text{GND}$	—	—	6	$\text{pF}$
$C_{I/O}$	Input/Output Capacitance	$V_{I/O} = \text{GND}$	—	—	8	$\text{pF}$

\*This parameter is periodically sampled and is not 100% tested.

**AC Characteristics ( $T_a = 0 \sim 70^\circ\text{C}^{(1)}$ ,  $V_{DD} = 5V \pm 10\%$ )****Read Cycle**

SYMBOL	PARAMETER	TC55464AP/AJ-15		TC55464AP/AJ-20		TC55464AP/AJ-25		TC55464AP/AJ-35		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
$t_{RC}$	Read Cycle Time	15	—	20	—	25	—	35	—	ns
$t_{ACC}$	Address Access Time	—	15	—	20	—	25	—	35	
$t_{CO}$	$\overline{CE}$ Access Time	—	15	—	20	—	25	—	35	
$t_{OH}$	Output Data Hold Time from Address Change	5	—	5	—	5	—	5	—	
$t_{COE}$	Output Enable Time from $\overline{CE}$	5	—	5	—	5	—	5	—	
$t_{COD}$	Output Disable Time from $\overline{CE}$	—	8	—	8	—	10	—	15	

**Write Cycle**

SYMBOL	PARAMETER	TC55464AP/AJ-15		TC55464AP/AJ-20		TC55464AP/AJ-25		TC55464AP/AJ-35		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
$t_{WC}$	Write Cycle Time	15	—	20	—	25	—	35	—	ns
$t_{WP}$	Write Pulse Width	10	—	11	—	13	—	18	—	
$t_{AW}$	Address Valid to End of Write	12	—	13	—	15	—	20	—	
$t_{CW}$	Chip Enable to End of Write	12	—	13	—	15	—	20	—	
$t_{AS}$	Address Setup Time	0	—	0	—	0	—	0	—	
$t_{WR}$	Write Recovery Time	0	—	0	—	0	—	0	—	
$t_{DS}$	Data Setup Time	8	—	10	—	12	—	15	—	
$t_{DH}$	Data Hold Time	0	—	0	—	0	—	0	—	
$t_{OEW}$	Output Enable Time from $\overline{WE}$	1	—	1	—	1	—	1	—	
$t_{ODW}$	Output Disable Time from $\overline{WE}$	—	8	—	8	—	10	—	15	

**AC Test Conditions**

Input Pulse Levels	3.0V/0.0V
Input Pulse Rise and Fall Time	3ns
Input Timing Measurement Reference Levels	2.2V/0.8V
Output Timing Measurement Reference Levels	2.0V/0.8V
Output Load	Fig. 1






Figure 1.


## Timing Waveforms

### Read Cycle (2)



### Write Cycle 1 (WE Controlled Write)



Write Cycle 2 ( $\overline{CE}$  Controlled Write)

## Notes:

1. The operating temperature ( $T_a$ ) is guaranteed with transverse air flow exceeding 400 linear feet per minute.
2.  $\overline{WE}$  is high for read cycles.
3. If the  $\overline{CE}$  low transition occurs coincident with or after the  $\overline{WE}$  low transition, outputs remain in a high impedance state.
4. If the  $\overline{CE}$  high transition occurs coincident with or prior to the  $\overline{WE}$  high transition, outputs remain in a high impedance state.
5. The following parameters are measured using the load shown in Fig. 1.  
(A)  $t_{COE}, t_{OEW} \dots$  Output Enable Time  
(B)  $t_{COW}, t_{DW} \dots$  Output Disable Time

