

## SILICON GATE BiCMOS

### 262,144 WORD x 4 BIT BiCMOS STATIC RAM

#### Description

The TC55B4257J is a 1,048,576 bit high speed BiCMOS static random access memory organized as 262,144 words by 4 bits and operated from a single 5V supply. Toshiba's BiCMOS technology and advanced circuit design enable high speed operation.

The TC55B4257J features low power dissipation when the device is deselected using chip enable ( $\overline{CE}$ ), and has an output enable input ( $\overline{OE}$ ) for fast memory access.


The TC55B4257J is suitable for use in applications where high speed is required such as cache memory, high speed storage, and main memory. All inputs and outputs are TTL compatible.

The TC55B4257J is available in a 400mil width, 32-pin SOJ suitable for high density surface assembly.

#### Features

- Fast access time
  - TC55B4257J-12 12ns (max.)
  - TC55B4257J-15 15ns (max.)
  - TC55B4257J-20 20ns (max.)
- Low power dissipation
  - Operation:
    - TC55B4257J-12 130mA (max.)
    - TC55B4257J-15 130mA (max.)
    - TC55B4257J-20 130mA (max.)
  - Standby: 12mA (max.)
- Single 5V power supply:  $5V \pm 10\%$
- Fully static operation
- Inputs and outputs TTL compatible
- Output buffer control:  $\overline{OE}$
- Package:
  - TC55B4257J : SOJ32-P-400A

#### Pin Connection (Top View)




(SOJ)

#### Pin Names

A0 ~ A17	Address Inputs
I/O1 ~ I/O4	Data Inputs/Outputs
$\overline{CE}$	Chip Enable Input
$\overline{WE}$	Write Enable Input
$\overline{OE}$	Output Enable Input
V <sub>DD</sub>	Power (+5V)
GND	Ground
NC	No Connection

## Block Diagram



## Operating Mode

MODE	PIN	<b>CE</b>	<b>OE</b>	<b>WE</b>	I/O	POWER
Read		L	L	H	Output	I <sub>DDO</sub>
Write		L	*	L	Input	I <sub>DDO</sub>
Output Disabled		L	H	H	High-Z	I <sub>DDO</sub>
Standby		H	*	*	High-Z	I <sub>DDS</sub>

\*H or L

## Maximum Ratings

SYMBOL	ITEM	RATING	UNIT
<b>V<sub>DD</sub></b>	Power Supply Voltage	-0.5 ~ 7.0	V
<b>V<sub>IN</sub></b>	Input Voltage	-2.0* ~ 7.0	V
<b>V<sub>I/O</sub></b>	Input/Output Voltage	-0.5* ~ V <sub>DD</sub> + 0.5	V
<b>P<sub>D</sub></b>	Power Dissipation	900	mW
<b>T<sub>SOLDER</sub></b>	Soldering Temperature • Time	260 • 10	°C • sec
<b>T<sub>STRG</sub></b>	Storage Temperature	-65 ~ 150	°C
<b>T<sub>OPR</sub></b>	Operating Temperature	-10 ~ 85	°C

\*-3V with a pulse width of 10ns

**DC Recommended Operating Conditions**

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
$V_{DD}$	Power Supply Voltage	4.5	5.0	5.5	V
$V_{IH}$	Input High Voltage	2.2	—	$V_{DD} + 0.5$	V
$V_{IL}$	Input Low Voltage	-0.5*	—	0.8	V

\* -3V with a pulse width of 10ns

**DC Characteristics ( $T_a = 0 \sim 70^\circ\text{C}$ ,  $V_{DD} = 5\text{V}\pm10\%$ )**

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
$I_{LI}$	Input Leakage Current	$V_{IN} = 0 \sim V_{DD}$	—	—	$\pm 10$	$\mu\text{A}$
$I_{LO}$	Output Leakage Current	$\overline{CE} = V_{IH}$ or $\overline{WE} = V_{IL}$ or $\overline{OE} = V_{IH}$ , $V_{OUT} = 0 \sim V_{DD}$	—	—	$\pm 10$	$\mu\text{A}$
$I_{OH}$	Output High Current	$V_{OH} = 2.4\text{V}$	-4	—	—	$\text{mA}$
$I_{OL}$	Output Low Current	$V_{OL} = 0.4\text{V}$	8	—	—	$\text{mA}$
$I_{DDO}$	Operating Current	$t_{cycle} = \text{Min cycle},$ $\overline{CE} = V_{IL}$ , $I_{OUT} = 0\text{mA}$ , Other Inputs = $V_{IH}/V_{IL}$	—	—	130	$\text{mA}$
$I_{DDS1}$	Standby Current	$\overline{CE} = V_{IH}$ , Other Inputs = $V_{IH}/V_{IL}$	—	—	30	$\text{mA}$
$I_{DDS2}$		$\overline{CE} = V_{DD} - 0.2\text{V}$ , Other Inputs = $V_{DD} - 0.2\text{V}$ or $0.2\text{V}$	—	—	12	

**Capacitance\* ( $T_a = 25^\circ\text{C}$ ,  $f = 1.0\text{MHz}$ )**

SYMBOL	PARAMETER	TEST CONDITION	MAX.	UNIT
$C_{IN}$	Input Capacitance	$V_{IN} = \text{GND}$	6	$\text{pF}$
$C_{I/O}$	Input/Output Capacitance	$V_{I/O} = \text{GND}$	8	$\text{pF}$

\*This parameter is periodically sampled and is not 100% tested.

**AC Characteristics (Ta = 0 ~ 70°C<sup>(1)</sup>, V<sub>DD</sub> = 5V±10%)****Read Cycle**

SYMBOL	PARAMETER	TC55B4257J-12		TC55B4257J-15		TC55B4257J-20		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
t <sub>RC</sub>	Read Cycle Time	12	—	15	—	20	—	ns
t <sub>ACC</sub>	Address Access Time	—	12	—	15	—	20	
t <sub>CO</sub>	Chip Enable Access Time	—	12	—	15	—	20	
t <sub>OE</sub>	Output Enable Access Time	—	7	—	8	—	10	
t <sub>COE</sub>	Output Enable Time from $\overline{CE}$	4	—	4	—	4	—	
t <sub>COD</sub>	Output Disable Time from $\overline{CE}$	—	6	—	7	—	8	
t <sub>OEE</sub>	Output Enable Time from $\overline{OE}$	0	—	0	—	0	—	
t <sub>ODO</sub>	Output Disable Time from $\overline{OE}$	—	5	—	6	—	7	
t <sub>OH</sub>	Output Data Hold Time from Address Change	4	—	4	—	4	—	

**Write Cycle**

SYMBOL	PARAMETER	TC55B4257J-12		TC55B4257J-15		TC55B4257J-20		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
t <sub>WC</sub>	Write Cycle Time	12	—	15	—	20	—	ns
t <sub>WP</sub>	Write Pulse Width	8	—	9	—	10	—	
t <sub>AW</sub>	Address Valid to End of Write	9	—	10	—	11	—	
t <sub>CW</sub>	Chip Enable to End of Write	8	—	9	—	10	—	
t <sub>AS</sub>	Address Setup Time	0	—	0	—	0	—	
t <sub>WR</sub>	Write Recovery Time	1	—	1	—	1	—	
t <sub>OEW</sub>	Output Enable Time from $\overline{WE}$	1	—	1	—	1	—	
t <sub>ODW</sub>	Output Disable Time from $\overline{WE}$	—	6	—	7	—	8	
t <sub>DS</sub>	Data Setup Time	7	—	8	—	9	—	
t <sub>DH</sub>	Data Hold Time	0	—	0	—	0	—	

**AC Test Conditions**

Input Pulse Levels	3.0V/0.0V
Input Pulse Rise and Fall Time	3ns
Input Timing Measurement Reference Levels	1.5V
Output Timing Measurement Reference Levels	1.5V
Output Load	Fig. 1






Figure 1.

## Timing Waveforms


### Read Cycle (2)



### Write Cycle 1<sup>(5)</sup> ( $\overline{\text{WE}}$ Controlled Write)



### Write Cycle 2<sup>(5)</sup> ( $\overline{\text{CE}}$ Controlled Write)



## Notes:

1. The operating temperature ( $T_a$ ) is guaranteed with transverse air flow exceeding 400 linear feet per minute.
2.  $\overline{WE}$  is high for read cycles.
3. If the  $\overline{CE}$  low transition occurs coincident with or after the  $\overline{WE}$  low transition, outputs remain in a high impedance state.
4. If the  $\overline{CE}$  high transition occurs coincident with or prior to the  $\overline{WE}$  high transition, outputs remain in a high impedance state.
5. If  $\overline{OE}$  is high during a write cycle, the outputs are in a high impedance state during this period.
6. The following parameters are measured using the load shown in Fig. 1.
  - (A)  $t_{COE}, t_{OEE}, t_{OEW} \dots$  Output Enable Time
  - (B)  $t_{COP}, t_{ODO}, t_{ODW} \dots$  Output Disable Time

