TOSHIBA

SILICON GATE BiCMOS

8,192 WORD x 8 BIT BiCMOS STATIC RAM

Description

The TC55B88P/J is a 65,536 bit high speed BiCMOS static random access memory organized as 8,192 words by 8 bits and operated from a single 5V supply. Toshiba's BiCMOS technology and advanced circuit design enable high speed operation.

The TC55B88P/J features low power dissipation when the device is deselected using chip enable ($\overline{CE1}$, CE2) and has an output enable input ($\overline{OE}$) for fast memory access.

The TC55B88P/J is suitable for use in high speed applications such as cache memory and high speed storage. All inputs and outputs are TTL compatible.

The TC55B88P/J is available in a 300mil width, 28-pin DIP and SOJ suitable for high density surface assembly.

Features

- Fast access time
  - TC55B88P/J-10   10ns (max.)
  - TC55B88P/J-12   12ns (max.)
- Low power dissipation
  - Operation: 155mA (max.)
  - Standby: 10mA (max.)
- Single 5V power supply: 5V±5% (-10)
  5V±10% (-12)
- Fully static operation
- Inputs and outputs TTL compatible
- Output buffer control: $\overline{OE}$
- Package:
 - TC55B88P: DIP28-P-300B
  - TC55B88J: SOJ28-P-300A

Pin Connection (Top View)

TC55B88P

NC	1	28 V_DD
A12	2	27 $\overline{WE}$
A7	3	26 CE2
A6	4	25 A8
A5	5	24 A9
A4	6	23 A11
A3	7	22 $\overline{OE}$
A2	8	21 A10
A1	9	20 $\overline{CE1}$
A0	10	19 I/O8
I/O1	11	18 I/O7
I/O2	12	17 I/O6
I/O3	13	16 I/O5
GND	14	15 I/O4

(DIP)

TC55B88J

NC	1	28 V_DD
A12	2	27 $\overline{WE}$
A7	3	26 CE2
A6	4	25 A8
A5	5	24 A9
A4	6	23 A11
A3	7	22 $\overline{OE}$
A2	8	21 A10
A1	9	20 $\overline{CE1}$
A0	10	19 I/O8
I/O1	11	18 I/O7
I/O2	12	17 I/O6
I/O3	13	16 I/O5
GND	14	15 I/O4

(SOJ)

Pin Names

A0 ~ A12	Address Inputs
I/O1 ~ I/O8	Data Inputs/Outputs
$\overline{CE1}$, CE2	Chip Enable Inputs
$\overline{WE}$	Write Enable Input
$\overline{OE}$	Output Enable Input
V_{DD}	Power (+5V)
GND	Ground
NC	No Connection

Block Diagram

Maximum Ratings

SYMBOL	ITEM	RATING	UNIT
V_{DD}	Power Supply Voltage	-0.5 ~ 7.0	V
V_{IN}	Input Voltage	-2.0 ~ 7.0	V
$V_{I/O}$	Input/Output Voltage	-0.5 ~ V_{DD} + 0.5	V
P_D	Power Dissipation	1.0	W
T_{SOLDER}	Soldering Temperature • Time	260 • 10	°C • sec
T_{STRG}	Storage Temperature	-65 ~ 150	°C
T_{OPR}	Operating Temperature	-10 ~ 85	°C

DC Recommended Operating Conditions

SYMBOL	PARAMETER		MIN.	TYP.	MAX.	UNIT
V_{DD}	Power Supply Voltage	-10	4.75	5.0	5.25	V
		-12	4.5	5.0	5.5	
V_{IH}	Input High Voltage		2.2	–	$V_{DD} + 0.5$	V
V_{IL}	Input Low Voltage		-0.5*	–	0.8	V

* -3V with a pulse width of 10ns

DC Characteristics (Ta = 0 ~ 70°C, -10: V_{DD} = 5V±5%, -12: V_{DD} = 5V±10%)

SYMBOL	PARAMETER	TEST CONDITION			MIN.	TYP.	MAX.	UNIT
I_{LI}	Input Leakage Current	$V_{IN} = 0 \sim V_{DD}$			–	–	±10	μA
I_{LO}	Output Leakage Current	$\overline{CE1} = V_{IH}$ or CE2 = V_{IL} or $\overline{WE} = V_{IL}$ or $\overline{OE} = V_{IH}$, $V_{OUT} = 0 \sim V_{DD}$			–	–	±10	μA
I_{OH}	Output High Current	$V_{OH} = 2.4V$			-4	–	–	mA
I_{OL}	Output Low Current	$V_{OL} = 0.4V$			8	–	–	mA
I_{DDO}	Operating Current	t_{cycle} = Min cycle, $\overline{CE1} = V_{IL}$ and CE2 = V_{IH}, Other Inputs = V_{IH}/V_{IL}, I_{OUT} = 0mA	V_{DD} = 5.25V	-10	–	–	155	mA
		t_{cycle} = Min cycle, $\overline{CE1} = V_{IL}$ and CE2 = V_{IH}, Other Inputs = V_{IH}/V_{IL}, I_{OUT} = 0mA	V_{DD} = 5.5V	-12				
I_{DDS1}	Standby Current	$\overline{CE1} = V_{IH}$ or CE2 = V_{IL}, Other Inputs = V_{IH}/V_{IL}	V_{DD} = 5.25V	-10	–	–	30	
		$\overline{CE1} = V_{IH}$ or CE2 = V_{IL}, Other Inputs = V_{IH}/V_{IL}	V_{DD} = 5.5V	-12	–	–		mA
I_{DDS2}		$\overline{CE1} = V_{DD} - 0.2V$ or CE2 = 0.2V, Other Inputs = $V_{DD} - 0.2V$ or 0.2V			–	–	10	

Capacitance* (Ta = 25°C, f = 1.0MHz)

SYMBOL	PARAMETER	TEST CONDITION	MAX.	UNIT
C_{IN}	Input Capacitance	V_{IN} = GND	5	pF
C_{OUT}	Output Capacitance	V_{OUT} = GND	7	pF

*This parameter is periodically sampled and is not 100% tested.

AC Characteristics (Ta = 0 ~ 70°C[1], -10: V_{DD} = 5V±5%, -12: V_{DD} = 5V±10%)

Read Cycle

SYMBOL	PARAMETER	TC55B88P/J-10		TC55B88P/J-12		UNIT
		MIN.	MAX.	MIN.	MAX.	
t_{RC}	Read Cycle Time	10	–	12	–	ns
t_{ACC}	Address Access Time	–	10	–	12	
t_{CO1}	$\overline{CE1}$ Access Time	–	10	–	12	
t_{CO2}	CE2 Access Time	–	10	–	12	
t_{OE}	$\overline{OE}$ Access Time	–	6	–	7	
t_{OH}	Output Data Hold Time from Address Change	3	–	3	–	
t_{COE}	Output Enable Time from $\overline{CE1}$ or CE2	3	–	3	–	
t_{COD}	Output Disable Time from $\overline{CE1}$ or CE2	–	5	–	6	
t_{OEE}	Output Enable Time from $\overline{OE}$	1	–	1	–	
t_{ODO}	Output Disable Time from $\overline{OE}$	–	5	–	6	
t_{PU}	Chip Selection to Power Up Time	0	–	0	–	
t_{PD}	Chip Deselection to Power Down Time	–	10	–	12	

Write Cycle

SYMBOL	PARAMETER	TC55B88P/J-10		TC55B88P/J-12		UNIT
		MIN.	MAX.	MIN.	MAX.	
t_{WC}	Write Cycle Time	10	–	12	–	ns
t_{CW}	Chip Enable to End of Write	7	–	8	–	
t_{AS}	Address Setup Time	0	–	0	–	
t_{AW}	Address Valid to End of Write	7	–	8	–	
t_{WP}	Write Pulse Width	6	–	7	–	
t_{WR}	Write Recovery Time	1	–	1	–	
t_{DS}	Data Setup Time	6	–	7	–	
t_{DH}	Data Hold Time	0	–	0	–	
t_{OEW}	Output Enable Time from $\overline{WE}$	1	–	1	–	
t_{ODW}	Output Disable Time from $\overline{WE}$	–	5	–	6	

AC Test Conditions

|	
Input Pulse Levels	3.0V/0.0V
Input Pulse Rise and Fall Time	3ns
Input Timing Measurement Reference Levels	1.5V
Output Timing Measurement Reference Levels	1.5V
Output Load	Fig. 1

(For t_{COE}, t_{OEE}, t_{COD}, t_{ODO}, t_{OEW} and t_{ODW})

Figure 1.

Timing Waveforms

Read Cycle [2]

ADDRESSES

t_{RC}

t_{ACC}

t_{OH}

CE2

t_{CO2}

$t_{COD (6)}$

$\overline{CE1}$

t_{CO1}

$t_{COD (6)}$

$\overline{OE}$

t_{OE}

$t_{OEE (6)}$

$t_{ODO (6)}$

$t_{COE (6)}$

D_{OUT} High Impedance   OUTPUT DATA VALID

$t_{COE (6)}$ UNKNOWN   UNKNOWN

Write Cycle 1 [5] ($\overline{WE}$ Controlled Write)

ADDRESSES

t_{WC}

t_{AW}

t_{AS} t_{WR}

$\overline{WE}$

t_{WP}

t_{CW}

CE2

t_{CW}

$\overline{CE1}$

$t_{ODW (6)}$ $t_{OEW (6)}$

D_{OUT} (3)   High Impedance   (4)

UNKNOWN   UNKNOWN

t_{DS} t_{DH}

D_{IN} DATA STABLE

Write Cycle 2 [5] ($\overline{CE1}$ Controlled Write)

Write Cycle 3 [5] (CE2 Controlled Write)

Notes:

1. The operating temperature (Ta) is guaranteed with transverse air flow exceeding 400 linear feet per minute.

2. $\overline{WE}$ is high for read cycles.

3. If the $\overline{CE1}$ low transition or CE2 high transition occurs coincident with or after the $\overline{WE}$ low transition, outputs remain in a high impedance state.

4. If the $\overline{CE1}$ high transition or CE2 low transition occurs coincident with or prior to the $\overline{WE}$ high transition, outputs remain in a high impedance state.

5. If $\overline{OE}$ is high during a write cycle, the outputs are in a high impedance state during this period.

6. The following parameters are measured using the load shown in Fig. 1.
   (A) t_{COE}, t_{OEE}, t_{OEW} . . . . . Output Enable Time
   (B) t_{COD}, t_{ODO}, t_{ODW} . . . . Output Disable Time