

### SILICON GATE BiCMOS

### 8,192 WORD x 8 BIT BiCMOS STATIC RAM

#### Description

The TC55B88P/J is a 65,536 bit high speed BiCMOS static random access memory organized as 8,192 words by 8 bits and operated from a single 5V supply. Toshiba's BiCMOS technology and advanced circuit design enable high speed operation.

The TC55B88P/J features low power dissipation when the device is deselected using chip enable ( $\overline{CE1}$ ,  $\overline{CE2}$ ) and has an output enable input ( $\overline{OE}$ ) for fast memory access.


The TC55B88P/J is suitable for use in high speed applications such as cache memory and high speed storage. All inputs and outputs are TTL compatible.

The TC55B88P/J is available in a 300mil width, 28-pin DIP and SOJ suitable for high density surface assembly.

#### Features

- Fast access time
  - TC55B88P/J-10 10ns (max.)
  - TC55B88P/J-12 12ns (max.)
- Low power dissipation
  - Operation: 155mA (max.)
  - Standby: 10mA (max.)
- Single 5V power supply: 5V±5% (-10)  
5V±10% (-12)
- Fully static operation
- Inputs and outputs TTL compatible
- Output buffer control:  $\overline{OE}$
- Package:
  - TC55B88P: DIP28-P-300B
  - TC55B88J: SOJ28-P-300A


#### Pin Connection (Top View)



#### Pin Names

A0 - A12	Address Inputs
I/O1 - I/O8	Data Inputs/Outputs
$\overline{CE1}$ , $\overline{CE2}$	Chip Enable Inputs
WE	Write Enable Input
$\overline{OE}$	Output Enable Input
V <sub>DD</sub>	Power (+5V)
GND	Ground
NC	No Connection

Block Diagram



Maximum Ratings

SYMBOL	ITEM	RATING	UNIT
V <sub>DD</sub>	Power Supply Voltage	-0.5 ~ 7.0	V
V <sub>IN</sub>	Input Voltage	-2.0 ~ 7.0	V
V <sub>I/O</sub>	Input/Output Voltage	-0.5 ~ V <sub>DD</sub> + 0.5	V
P <sub>D</sub>	Power Dissipation	1.0	W
T <sub>SOLDER</sub>	Soldering Temperature • Time	260 • 10	°C • sec
T <sub>STRG</sub>	Storage Temperature	-65 ~ 150	°C
T <sub>OPR</sub>	Operating Temperature	-10 ~ 85	°C

## DC Recommended Operating Conditions

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT	
V <sub>DD</sub>	Power Supply Voltage	-10	4.75	5.0	5.25	V
		-12	4.5	5.0	5.5	
V <sub>IH</sub>	Input High Voltage	2.2	-	V <sub>DD</sub> + 0.5	V	
V <sub>IL</sub>	Input Low Voltage	-0.5*	-	0.8	V	

\* -3V with a pulse width of 10ns

DC Characteristics (Ta = 0 ~ 70°C, -10: V<sub>DD</sub> = 5V±5%, -12: V<sub>DD</sub> = 5V±10%)

SYMBOL	PARAMETER	TEST CONDITION		MIN.	TYP.	MAX.	UNIT	
I <sub>LI</sub>	Input Leakage Current	V <sub>IN</sub> = 0 ~ V <sub>DD</sub>		-	-	±10	μA	
I <sub>LO</sub>	Output Leakage Current	CE1 = V <sub>IH</sub> or CE2 = V <sub>IL</sub> or WE = V <sub>IL</sub> or OE = V <sub>IH</sub> , V <sub>OUT</sub> = 0 ~ V <sub>DD</sub>		-	-	±10	μA	
I <sub>OH</sub>	Output High Current	V <sub>OH</sub> = 2.4V		-4	-	-	mA	
I <sub>OL</sub>	Output Low Current	V <sub>OL</sub> = 0.4V		8	-	-	mA	
I <sub>DDC</sub>	Operating Current	t <sub>cycle</sub> = Min cycle CE1 = V <sub>IL</sub> and CE2 = V <sub>IH</sub> Other Inputs = V <sub>IH</sub> /V <sub>IL</sub> I <sub>OUT</sub> = 0mA	V <sub>DD</sub> = 5.25V	-10	-	-	155	mA
		t <sub>cycle</sub> = Min cycle CE1 = V <sub>IL</sub> and CE2 = V <sub>IH</sub> Other Inputs = V <sub>IH</sub> /V <sub>IL</sub> I <sub>OUT</sub> = 0mA	V <sub>DD</sub> = 5.5V	-12	-	-		
I <sub>DDS1</sub>	Standby Current	CE1 = V <sub>IH</sub> or CE2 = V <sub>IL</sub> Other Inputs = V <sub>IH</sub> /V <sub>IL</sub>	V <sub>DD</sub> = 5.25V	-10	-	-	30	mA
		CE1 = V <sub>IH</sub> or CE2 = V <sub>IL</sub> Other Inputs = V <sub>IH</sub> /V <sub>IL</sub>	V <sub>DD</sub> = 5.5V	-12	-	-		
I <sub>DDS2</sub>		CE1 = V <sub>DD</sub> - 0.2V or CE2 = 0.2V Other Inputs = V <sub>DD</sub> - 0.2V or 0.2V		-	-	10		

## Capacitance\* (Ta = 25°C, f = 1.0MHz)

SYMBOL	PARAMETER	TEST CONDITION	MAX.	UNIT
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = GND	5	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = GND	7	pF

\*This parameter is periodically sampled and is not 100% tested.

AC Characteristics ( $T_a = 0 \sim 70^\circ\text{C}^{(1)}$ , -10:  $V_{DD} = 5V \pm 5\%$ , -12:  $V_{DD} = 5V \pm 10\%$ )

## Read Cycle

SYMBOL	PARAMETER	TC55B88P/J-10		TC55B88P/J-12		UNIT
		MIN.	MAX.	MIN.	MAX.	
$t_{RC}$	Read Cycle Time	10	–	12	–	ns
$t_{ACC}$	Address Access Time	–	10	–	12	
$t_{CO1}$	$\overline{CE1}$ Access Time	–	10	–	12	
$t_{CO2}$	CE2 Access Time	–	10	–	12	
$t_{OE}$	$\overline{OE}$ Access Time	–	6	–	7	
$t_{OH}$	Output Data Hold Time from Address Change	3	–	3	–	
$t_{COE}$	Output Enable Time from $\overline{CE1}$ or CE2	3	–	3	–	
$t_{COD}$	Output Disable Time from $\overline{CE1}$ or CE2	–	5	–	6	
$t_{OEE}$	Output Enable Time from $\overline{OE}$	1	–	1	–	
$t_{ODO}$	Output Disable Time from $\overline{OE}$	–	5	–	6	
$t_{PU}$	Chip Selection to Power Up Time	0	–	0	–	
$t_{PD}$	Chip Deselection to Power Down Time	–	10	–	12	

## Write Cycle

SYMBOL	PARAMETER	TC55B88P/J-10		TC55B88P/J-12		UNIT
		MIN.	MAX.	MIN.	MAX.	
$t_{WC}$	Write Cycle Time	10	–	12	–	ns
$t_{CW}$	Chip Enable to End of Write	7	–	8	–	
$t_{AS}$	Address Setup Time	0	–	0	–	
$t_{AW}$	Address Valid to End of Write	7	–	8	–	
$t_{WP}$	Write Pulse Width	6	–	7	–	
$t_{WR}$	Write Recovery Time	1	–	1	–	
$t_{DS}$	Data Setup Time	6	–	7	–	
$t_{DH}$	Data Hold Time	0	–	0	–	
$t_{OEW}$	Output Enable Time from $\overline{WE}$	1	–	1	–	
$t_{ODW}$	Output Disable Time from $\overline{WE}$	–	5	–	6	

## AC Test Conditions

Input Pulse Levels	3.0V/0.0V
Input Pulse Rise and Fall Time	3ns
Input Timing Measurement Reference Levels	1.5V
Output Timing Measurement Reference Levels	1.5V
Output Load	Fig. 1






Figure 1.

Timing Waveforms

Read Cycle <sup>(2)</sup>




Write Cycle 1 <sup>(5)</sup> ( $\overline{WE}$  Controlled Write)




www.DataSheet4U.com

Write Cycle 2 <sup>(5)</sup> ( $\overline{\text{CE1}}$  Controlled Write)



Write Cycle 3 <sup>(5)</sup> ( $\text{CE2}$  Controlled Write)



Notes:

1. The operating temperature ( $T_a$ ) is guaranteed with transverse air flow exceeding 400 linear feet per minute.
2.  $\overline{WE}$  is high for read cycles.
3. If the  $\overline{CE1}$  low transition or CE2 high transition occurs coincident with or after the  $\overline{WE}$  low transition, outputs remain in a high impedance state.
4. If the  $\overline{CE1}$  high transition or CE2 low transition occurs coincident with or prior to the  $\overline{WE}$  high transition, outputs remain in a high impedance state.
5. If  $\overline{OE}$  is high during a write cycle, the outputs are in a high impedance state during this period.
6. The following parameters are measured using the load shown in Fig. 1.
  - (A)  $t_{COE}$ ,  $t_{OEE}$ ,  $t_{OEw}$  . . . . . Output Enable Time
  - (B)  $t_{COD}$ ,  $t_{ODO}$ ,  $t_{ODw}$  . . . . . Output Disable Time

