

### 131,072 WORD x 8 BIT SYNCHRONOUS STATIC RAM

with Input Registers and Output Registers

#### Description

The TC55BS8125J is a 1,048,576 bit synchronous static random access memory fabricated using BiCMOS technology and organized as 131,072 words by 8 bits. The TC55BS8125J is similar to the TC55BS8128J but has common data I/O lines and does not have the write-cycle pass-through feature.

Designed for pipelined architectures, this device has internal input and output registers which latch on the positive edge of an external clock (CLK). All address, data, and control signals are latched. The setup and hold times for the inputs are 2ns and 1ns respectively. Synchronous SRAMs can lead to faster, more robust system operation by virtually eliminating the timing skew problems associated with conventional asynchronous SRAMs. For example, write operations are internally self-timed when initiated - eliminating the need for accurate write pulse generation and timing by the memory controller or microprocessor. For read cycles, data is available one clock cycle after the address is latched. All inputs and outputs are TTL compatible.

The TC55BS8125J is available in a 36-pin, 400mil SOJ package suitable for high density assembly.


#### Features

- Fast cycle time
  - TC55BS8125J-10 10ns (max.)
  - TC55BS8125J-12 12ns (max.)
- Fast clock access time
  - TC55BS8125J-10 5ns (max.)
  - TC55BS8125J-12 6ns (max.)
- Input and output registers for synchronous operation
- Single power supply: 5V±10%
- Common data I/O
- Package: JEDEC standard pinout
  - 36-pin, 400mil SOJ: SOJ36-P-400


#### Pin Names

A0 ~ A16	Address Inputs
I/O1 ~ I/O8	Data Input and Output
CLK	Clock Input
CE	Chip Enable Input
WE	Write Enable Input
OE	Output Enable Input
V <sub>DD</sub>	Power (+5V)
GND	Ground
NC	No Connection

#### Pin Connection (Top View)



## Block Diagram



## Operating Mode

MODE	CE	WE	OE (next Cycle)	D	Q (next Cycle)
Write	L	L	*	D <sub>IN</sub>	High - Z
Read	L	H	L	-	D <sub>OUT</sub>
Output Disable	L	H	H	-	High - Z
Standby	H	*	*	-	High - Z

\* H or L, -Not applicable

## Maximum Ratings

SYMBOL	ITEM	RATING	UNIT
V <sub>DD</sub>	Power Supply Voltage	-0.5 ~ 7.0	V
V <sub>IN</sub>	Input Voltage	-2.0 ~ 7.0	V
V <sub>I/O</sub>	Input/Output Voltage	-0.5 ~ V <sub>DD</sub> + 0.5	V
P <sub>D</sub>	Power Dissipation	1500	mW
T <sub>SOLDER</sub>	Soldering Temperature • Time	260 • 10	°C • sec
T <sub>STRG</sub>	Storage Temperature	-65 ~ 150	°C
T <sub>OPR</sub>	Operating Temperature	-10 ~ 85	°C

**DC Recommended Operating Conditions**

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
$V_{DD}$	Power Supply Voltage	4.5	5.0	5.5	V
$V_{IH}$	Input High Voltage	2.2	—	$V_{DD} + 0.5$	V
$V_{IL}$	Input Low Voltage	-0.5	—	0.8	V

**DC Characteristics (Ta = 0 ~ 70°C,  $V_{DD} = 5V \pm 10\%$ )**

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
$I_{LI}$	Input Leakage Current	$V_{IN} = 0 \sim V_{DD}$	—	—	$\pm 10$	$\mu A$
$I_{LO}$	Output Leakage Current	$\overline{CE} = V_{IH}$ or $\overline{WE} = V_{IL}$ or $\overline{OE} = V_{IH}$ , $V_{OUT} = 0 \sim V_{DD}$	—	—	$\pm 10$	$\mu A$
$I_{OH}$	Output High Current	$V_{OH} = 2.4V$	-4	—	—	$mA$
$I_{OL}$	Output Low Current	$V_{OL} = 0.4V$	8	—	—	$mA$
$I_{DDO}$	Operating Current	$t_{cycle} = \text{Min cycle}, \overline{CE} = V_{IL}$ $I_{OUT} = 0 \text{ mA}$ Other Inputs = $V_{IH}/V_{IL}$	-10 -12	— —	230 220	$mA$

**Capacitance\* (Ta = 25°C, f = 1.0MHz)**

SYMBOL	PARAMETER	TEST CONDITION	MAX.	UNIT
$C_{IN}$	Input Capacitance	$V_{IN} = GND$	6	$pF$
$C_{CLK}$	Clock Input Capacitance	$V_{CLK} = GND$	8	$pF$
$C_{I/O}$	I/O Capacitance	$V_{I/O} = GND$	8	$pF$

\* This parameter is periodically sampled and is not 100% tested.

**AC Characteristics (Ta = 0 ~ 70°C<sup>(1)</sup>, V<sub>DD</sub> = 5V±10%)**


SYMBOL	PARAMETER	TC55BS8125J-10		TC55BS8125J-12		UNIT
		MIN.	MAX.	MIN.	MAX.	
t <sub>CY</sub>	Cycle Time	10	—	12	—	ns
t <sub>CHH</sub>	Clock Pulse High Width	3	—	3	—	
t <sub>CLL</sub>	Clock Pulse Low Width	3	—	3	—	
t <sub>AS</sub>	Address Setup Time	2	—	2	—	
t <sub>DS</sub>	Data Input Setup Time	2	—	2	—	
t <sub>ES</sub>	Chip Enable Input Setup Time	2	—	2	—	
t <sub>WS</sub>	Write Enable Input Setup Time	2	—	2	—	
t <sub>GS</sub>	Output Enable Input Setup Time	2	—	2	—	
t <sub>AH</sub>	Address Hold Time	1	—	1	—	
t <sub>DH</sub>	Data Input Hold Time	1	—	1	—	
t <sub>EH</sub>	Chip Enable Input Hold Time	1	—	1	—	
t <sub>WH</sub>	Write Enable Input Hold Time	1	—	1	—	
t <sub>GH</sub>	Output Enable Input Hold Time	1	—	1	—	
t <sub>ACK</sub>	Clock Access Time	1	5	1	6	
t <sub>ECL(2)</sub>	Output EnableTime from Clock	1	5	1	6	
t <sub>DCL(2)</sub>	Output DisableTime from Clock	1	5	1	6	

(1) : The operating temperature (Ta) is guaranteed with transverse air flow exceeding 500 linear feet per minute.



(2) : Transition is measured ±200mV from steady voltage with the loading in Fig.1.

**AC Test Conditions**


Input Pulse Levels	3.0/0.0V
Input Pulse Rise and Fall Time	3ns
Input Timing Measurement Reference Levels	1.5V
Output Timing Measurement Reference Levels	1.5V
Output Load	Fig.1

**Figure 1.**


## Timing Waveforms

Read Cycle 1 ( $\overline{OE} = V_{IL}$ )Read Cycle 2 ( $\overline{CE} = V_{IL}$ )

## Write Cycle



## Read and Write Cycle



\* A minimum of two standby cycles must separate a write cycle which follows a read cycle.