

SILICON GATE CMOS

65,536 WORD x 18 BIT CMOS STATIC RAM

Description

The TC55V1864J/FT is a 1,179,648 bit high speed CMOS static random access memory organized as 65,536 words by 18 bits and operated from a single 3.3V supply. Toshiba's advanced CMOS technology and circuit design enable high speed operation.

The TC55V1864J/FT features low power dissipation when the device is deselected using chip enable (\overline{CE}), and has an output enable input (\overline{OE}) for fast memory access. Byte access is supported by upper and lower byte controls.

The TC55V1864J/FT is suitable for use in high speed applications such as cache memory and high speed storage. All inputs and outputs are LVTTL compatible.

The TC55V1864J/FT is available in a 400mil width, 44-pin plastic SOJ and thin small outline package (forward type) suitable for high density surface assembly.

Features


- Fast access time
 - TC55V1864J/FT -10 10ns (max.)
 - TC55V1864J/FT -12 12ns (max.)
 - TC55V1864J/FT -15 15ns (max.)
- Low power dissipation

Cycle Time	10	12	15	20	30	ns
Operation (max.)	260	220	200	180	150	mA

- Standby: 1mA (max.)
- Single 3.3V power supply: 3.3V±0.3V
- Fully static operation
- Inputs and outputs LVTTL compatible
- Output buffer control: \overline{OE}
- Data byte controls: \overline{LB} , \overline{UB}
- Package
 - TC55V1864J: SOJ44-P-400
 - TC55V1864FT: TSOP44-P-400

Pin Names


A0 ~ A15	Address Inputs
I/O1 ~ I/O18	Data Inputs/Outputs
\overline{CE}	Chip Enable Input
\overline{WE}	Write Enable Input
\overline{OE}	Output Enable Input
\overline{LB} , \overline{UB}	Data Byte Control Inputs
V _{DD}	Power (+3.3V)
GND	Ground
NU*	Not Usable (Input)

Pin Connection (Top View)

(SOJ)

(TSOP)

* The NU pin must be kept electronically open, pulled down to GND, or less than 0.8V. Applying a voltage greater than 0.8V to the NU pin is prohibited.

Block Diagram**Operating Mode**

MODE \ PIN	PIN	CE	OE	WE	LB	UB	I/01 ~ I/09	I/010 ~ I/018	POWER
Read	L	L	H	L	L	L	Output	Output	I_{DDO}
				H	L	L	High Impedance	Output	I_{DDO}
				L	H	H	Output	High Impedance	I_{DDO}
Write	L	*	L	L	L	L	Input	Input	I_{DDO}
				H	L	L	High Impedance	Input	I_{DDO}
				L	H	H	Input	High Impedance	I_{DDO}
Output Disable	L	H	H	*	*	*	High Impedance	High Impedance	I_{DDO}
	L	*	*	H	H	H	High Impedance	High Impedance	I_{DDO}
Standby	H	*	*	*	*	*	High Impedance	High Impedance	I_{DDS}

*H or L

Maximum Ratings

SYMBOL	ITEM	RATING	UNIT
V_{DD}	Power Supply Voltage	-0.5 ~ 4.6	V
V_{IN}	Input Voltage	-0.5* ~ 4.6	V
$V_{I/O}$	Input/Output Voltage	-0.5* ~ $V_{DD} + 0.5^{**}$	V
P_D	Power Dissipation	1.2	W
T_{SOLDER}	Soldering Temperature • Time	260 • 10	°C • sec
T_{STRG}	Storage Temperature	-65 ~ 150	°C
T_{OPR}	Operating Temperature	-10 ~ 85	°C

*/** Not yet specified

DC Recommended Operating Conditions

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V_{DD}	Power Supply Voltage	3.0	3.3	3.6	V
V_{IH}	Input High Voltage	2.0	—	$V_{DD} + 0.3^{**}$	V
V_{IL}	Input Low Voltage	-0.3*	—	0.8	V

*/** Not yet specified

DC Characteristics ($T_a = 0 \sim 70^\circ\text{C}$, $V_{DD} = 3.3\text{V}\pm 0.3\text{V}$)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
I_{LI}	Input Leakage Current (except NU Pin)	$V_{IN} = 0 \sim V_{DD}$	—	—	± 1	μA
I_{LO}	Output Leakage Current	$\overline{CE} = V_{IH}$ or $\overline{WE} = V_{IL}$ or $\overline{OE} = V_{IH}$ $V_{OUT} = 0 \sim V_{DD}$	—	—	± 1	μA
$I_{I(NU)}$	Input Current (NU Pin)	$V_{IN} = 0 \sim 0.8\text{V}$	-1	—	20	μA
		$V_{IN} = 0 \sim 0.2\text{V}$	—	—	± 1	
V_{OH}	Output High Voltage	$I_{OH} = -2\text{mA}$	2.4	—	—	V
		$I_{OH} = -20\mu\text{A}$	$V_{DD} - 0.2$		—	
V_{OL}	Output Low Voltage	$I_{OL} = 2\text{mA}$	—	—	0.4	
		$I_{OL} = 20\mu\text{A}$	—	—	0.2	
I_{DDO}	Operating Current	$\overline{CE} = V_{IL}$, $I_{OUT} = 0\text{mA}$, Other Inputs = V_{IH}/V_{IL}	$t_{cycle} = 10\text{ns}$	—	—	260
			$t_{cycle} = 12\text{ns}$	—	—	220
			$t_{cycle} = 15\text{ns}$	—	—	200
			$t_{cycle} = 20\text{ns}$	—	—	180
			$t_{cycle} = 30\text{ns}$	—	—	150
I_{DDS1}	Standby Current	$\overline{CE} = V_{IH}$, Other Inputs = V_{IH}/V_{IL}		—	—	20
I_{DDS2}		$\overline{CE} = V_{DD} - 0.2\text{V}$ Other Inputs = $V_{DD} - 0.2\text{V}$ or 0.2V		—	—	1

Capacitance* ($T_a = 25^\circ\text{C}$, $f = 1.0\text{MHz}$)

SYMBOL	PARAMETER	TEST CONDITION	MAX.	UNIT
C_{IN}	Input Capacitance	$V_{IN} = \text{GND}$	6	pF
$C_{I/O}$	Input/Output Capacitance	$V_{I/O} = \text{GND}$	8	pF

*This parameter is periodically sampled and is not 100% tested.

AC Characteristics (Ta = 0 ~ 70°C⁽¹⁾, V_{DD} = 3.3V±0.3V)**Read Cycle**

SYMBOL	PARAMETER	TC55V1864J/FT -10		TC55V1864J/FT -12		TC55V1864J/FT -15		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
t _{RC}	Read Cycle Time	10	—	12	—	15	—	ns
t _{ACC}	Address Access Time	—	10	—	12	—	15	
t _{CO}	CE Access Time	—	10	—	12	—	15	
t _{OE}	OE Access Time	—	5	—	6	—	8	
t _{BA}	UB, LB Access Time	—	5	—	6	—	8	
t _{OH}	Output Data Hold Time from Address Change	3	—	3	—	3	—	
t _{COE}	Output Enable Time from CE	3	—	3	—	3	—	
t _{OEE}	Output Enable Time from OE	1	—	1	—	1	—	
t _{BED}	Output Enable Time from UB, LB	1	—	1	—	1	—	
t _{COD}	Output Disable Time from CE	—	6	—	7	—	8	
t _{ODO}	Output Disable Time from OE	—	6	—	7	—	8	
t _{BD}	Output Disable Time from UB, LB	—	6	—	7	—	8	

Write Cycle

SYMBOL	PARAMETER	TC55V1864J/FT -10		TC55V1864J/FT -12		TC55V1864J/FT -15		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
t _{WC}	Write Cycle Time	10	—	12	—	15	—	ns
t _{WP}	Write Pulse Width	7	—	8	—	9	—	
t _{cw}	Chip Enable to End of Write	9	—	10	—	11	—	
t _{bw}	UB, LB Enable to End of Write	9	—	10	—	11	—	
t _{AW}	Address Valid to End of Write	9	—	10	—	11	—	
t _{AS}	Address Setup Time	0	—	0	—	0	—	
t _{WR}	Write Recovery Time	0	—	0	—	0	—	
t _{DS}	Data Setup Time	6	—	7	—	8	—	
t _{DH}	Data Hold Time	0	—	0	—	0	—	
t _{OEW}	Output Enable Time from WE	1	—	1	—	1	—	
t _{ODW}	Output Disable Time from WE	—	6	—	7	—	8	

AC Test Conditions

Input Pulse Levels	3.0V/0.0V
Input Pulse Rise and Fall Time	3ns
Input Timing Measurement Reference Levels	1.5V
Output Timing Measurement Reference Levels	1.5V
Output Load	Fig. 1






Figure 1.



Timing Waveforms

Read Cycle (2)



Write Cycle 1⁽⁵⁾ (WE Controlled)



Write Cycle 2⁽⁵⁾ (\overline{CE} Controlled)Write Cycle 3⁽⁵⁾ (UB, LB Controlled)

Notes:

1. The operating temperature (T_a) is guaranteed with transverse air flow exceeding 400 linear feet per minute.
2. \overline{WE} is high for read cycles.
3. If the \overline{CE} low transition occurs coincident with or after the \overline{WE} low transition, outputs remain in a high impedance state.
4. If the \overline{CE} high transition occurs coincident with or prior to the \overline{WE} high transition, outputs remain in a high impedance state.
5. If \overline{OE} is high during a write cycle, the outputs are in a high impedance state during this period.
6. The following parameters are measured using the load shown in Fig. 1.
 - (A) $t_{COE}, t_{OEE}, t_{BE}, t_{OEW} \dots \dots$ Output Enable Time
 - (B) $t_{COD}, t_{ODO}, t_{BD}, t_{ODW} \dots \dots$ Output Disable Time

