

TC74HC4543AP/AF

BCD-TO-7 SEGMENT LATCH/DECODER/LCD DRIVER

The TC74HC4543A is a high speed CMOS BCD-TO-7 SEGMENT DECODER with LCD DRIVER fabricated with silicon gate C²MOS technology.

It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

This device consists of BCD-TO-7 segment decoder with a BCD input latch and a 7-segment driver for the liquid crystal display (LCD).

When an error code (over 10) is applied to BCD inputs or, when blanking input (BI) is held high, all segment outputs will go low (turn off).


When driving LCD, a common square wave signal should be applied not only to the PH input of this device but also to the electrically common backplane of the display.

For other types of readouts, such as light emitting diodes (LED), some additional drivers, such as a transistor array, is required.


All inputs are equipped with protection circuits against static discharge or transient excess voltage.

FEATURES:


- High Speed $t_w = 6\text{ns}(\text{Typ.})$ at $V_{CC} = 5\text{V}$
- Low Power Dissipation $I_{CC} = 4\ \mu\text{A}(\text{Max.})$ at $T_a = 25^\circ\text{C}$
- High Noise Immunity $V_{NIH} = V_{NIL} = 28\% V_{CC}(\text{Min.})$
- Output Drive Capability 10 LSTTL Loads
- Symmetrical Output Impedance $|I_{OH}| = I_{OL} = 4\text{mA}(\text{Min.})$
- Balanced Propagation Delays $t_{pLH} \approx t_{pHL}$
- Wide Operating Voltage Range $V_{CC}(\text{opr}) = 2\text{V} \sim 6\text{V}$
- Pin and Function Compatible with 4543B



PIN ASSIGNMENT



IEC LOGIC SYMBOL



TC74HC4543AP/AF-1

859

TRUTH TABLE


INPUTS							OUTPUTS							DISPLAY
LD	BI	PH	D	C	B	A	a	b	c	d	e	f	g	
X	H	L	X	X	X	X	L	L	L	L	L	L	L	BLANK
H	L	L	L	L	L	L	H	H	H	H	H	H	L	0
H	L	L	L	L	L	H	L	H	H	L	L	L	L	1
H	L	L	L	L	H	L	H	H	L	H	H	L	H	2
H	L	L	L	L	H	H	H	H	H	L	L	L	H	3
H	L	L	L	H	L	L	L	H	H	L	L	H	H	4
H	L	L	L	H	L	H	H	L	H	H	L	H	H	5
H	L	L	L	H	H	L	L	H	L	H	H	H	H	6
H	L	L	L	H	H	H	H	H	H	L	L	L	L	7
H	L	L	H	L	L	L	L	H	H	H	H	H	H	8
H	L	L	H	L	L	H	L	H	H	H	L	H	H	9
H	L	L	H	X	H	X	L	L	L	L	L	L	L	BLANK
H	L	L	H	H	X	X	L	L	L	L	L	L	L	BLANK
L	L	L	X	X	X	X	###							###
↑	↑	H	↑				INVERSE OF ABOVE OUTPUT LEVEL							DISPLAY AS ABOVE

X: Don't care

↑: SAME AS ABOVE COMBINATIONS

###: DEPENDS UPON THE BCD CODE PREVIOUSLY APPLIED WHEN LD="H"

DISPLAY MODE




7 SEGMENT DISPLAY

0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
0	1	2	3	4	5	6	7	8	9						

TC74HC4543AP/AF-2

860

SYSTEM DIAGRAM



TC74HC4543AP/AF-3

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage Range	V_{CC}	-0.5 ~ 7	V
DC Input Voltage	V_{IN}	-0.5 ~ $V_{CC} + 0.5$	V
DC Output Voltage	V_{OUT}	-0.5 ~ $V_{CC} + 0.5$	V
Input Diode Current	I_{IK}	±20	mA
Output Diode Current	I_{OK}	±20	mA
DC Output Current	I_{OUT}	±25	mA
DC V_{CC} /Ground Current	I_{CC}	±50	mA
Power Dissipation	P_D	500(DIP)*/180(MFP)	mW
Storage Temperature	T_{stg}	-65 ~ 150	°C
Lead Temperature 10sec	T_L	300	°C

*500mW in the range of $T_a = -40^\circ\text{C} \sim 65^\circ\text{C}$. From $T_a = 65^\circ\text{C}$ to 85°C a derating factor of $-10\text{mW}/^\circ\text{C}$ shall be applied until 300mW.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	VALUE	UNIT
Supply Voltage	V_{CC}	2 ~ 6	V
Input Voltage	V_{IN}	0 ~ V_{CC}	V
Output Voltage	V_{OUT}	0 ~ V_{CC}	V
Operating Temperature	T_{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t_r, t_f	0 ~ 1000 ($V_{CC} = 2.0\text{V}$)	ns
		0 ~ 500 ($V_{CC} = 4.5\text{V}$)	
		0 ~ 400 ($V_{CC} = 6.0\text{V}$)	

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	$T_a = 25^\circ\text{C}$			$T_a = -40 \sim 85^\circ\text{C}$		UNIT		
			V_{CC}	MIN.	TYP.	MAX.	MIN.		MAX.	
High-Level Input Voltage	V_{IH}		2.0	1.5	-	-	1.5	-	V	
			4.5	3.15	-	-	3.15	-		
			6.0	4.2	-	-	4.2	-		
Low-Level Input Voltage	V_{IL}		2.0	-	-	0.5	-	0.5	V	
			4.5	-	-	1.35	-	1.35		
			6.0	-	-	1.8	-	1.8		
High-Level Output Voltage	V_{OH}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OH} = -20 \mu\text{A}$	2.0	1.9	2.0	-	1.9	-	V
				4.5	4.4	4.5	-	4.4	-	
				6.0	5.9	6.0	-	5.9	-	
			$I_{OH} = -4 \text{ mA}$	4.5	4.18	4.31	-	4.13	-	
		$I_{OH} = -5.2 \text{ mA}$	6.0	5.68	5.80	-	5.63	-		
Low-Level Output Voltage	V_{OL}	$V_{IN} = V_{IH} \text{ or } V_{IL}$	$I_{OL} = 20 \mu\text{A}$	2.0	-	0.0	0.1	-	0.1	V
				4.5	-	0.0	0.1	-	0.1	
				6.0	-	0.0	0.1	-	0.1	
			$I_{OL} = 4 \text{ mA}$	4.5	-	0.17	0.26	-	0.33	
		$I_{OL} = 5.2 \text{ mA}$	6.0	-	0.18	0.26	-	0.33		
Input Leakage Current	I_{IN}	$V_{IN} = V_{CC} \text{ or } \text{GND}$	6.0	-	-	±0.1	-	±1.0	μA	
Quiescent Supply Current	I_{CC}	$V_{IN} = V_{CC} \text{ or } \text{GND}$	6.0	-	-	4.0	-	40.0		

TC74HC4543AP/AF-4

862

TIMING REQUIREMENTS (Input $t_r = t_f = 6\text{ns}$)

PARAMETER	SYMBOL	TEST CONDITION	V_{CC}	$T_a = 25^\circ\text{C}$		$T_a = -40 \sim 85^\circ\text{C}$	UNIT
				TYP.	LIMIT	LIMIT	
Minimum Pulse Width (LD)	$t_{w(H)}$		2.0	—	75	95	ns
			4.5	—	15	19	
			6.0	—	13	16	
Minimum Set-up Time	t_s		2.0	—	75	95	
			4.5	—	15	19	
			6.0	—	13	16	
Minimum Hold Time	t_h		2.0	—	0	0	
			4.5	—	0	0	
			6.0	—	0	0	

AC ELECTRICAL CHARACTERISTICS ($C_L = 15\text{pF}$, $V_{CC} = 5\text{V}$, $T_a = 25^\circ\text{C}$)

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Output Transition Time	t_{TLH}		—	4	8	ns
	t_{THL}		—	4	8	
Propagation Delay Time (BCD-OUT)	t_{PLH}		—	32	53	
	t_{PHL}		—	32	53	
Propagation Delay Time (BI-OUT)	t_{PLH}		—	18	30	
	t_{PHL}		—	18	30	
Propagation Delay Time (PH-OUT)	t_{PLH}		—	13	22	
	t_{PHL}		—	13	22	
Propagation Delay Time (LD-OUT)	t_{PLH}		—	26	46	
	t_{PHL}		—	26	46	

AC ELECTRICAL CHARACTERISTICS ($C_L = 50\text{pF}$, Input $t_r = t_f = 6\text{ns}$)

PARAMETER	SYMBOL	TEST CONDITION	V_{CC}	$T_a = 25^\circ\text{C}$			$T_a = -40 \sim 85^\circ\text{C}$		UNIT
				MIN.	TYP.	MAX.	MIN.	MAX.	
Output Transition Time	t_{TLH}		2.0	—	30	75	—	95	ns
			4.5	—	8	15	—	19	
			6.0	—	7	13	—	16	
Propagation Delay Time (BCD-OUT)	t_{PLH}		2.0	—	160	300	—	375	
			4.5	—	40	60	—	75	
			6.0	—	30	51	—	64	
Propagation Delay Time (BI-OUT)	t_{PLH}		2.0	—	80	175	—	220	
			4.5	—	23	35	—	44	
			6.0	—	17	30	—	37	
Propagation Delay Time (PH-OUT)	t_{PLH}		2.0	—	58	130	—	165	
			4.5	—	17	26	—	33	
			6.0	—	14	22	—	28	
Propagation Delay Time (LD-OUT)	t_{PLH}		2.0	—	130	265	—	335	
			4.5	—	35	53	—	66	
			6.0	—	16	45	—	56	
Input Capacitance	C_{IN}		—	5	10	—	10	pF	
Power Dissipation Capacitance	C_{PD}		—	115	—	—	—		

Note (1) C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

$$I_{CC(ave)} = C_{PD} \cdot V_{CC} \cdot f_N + I_{CC}$$