

TC74HC7643AP/AF

Octal Bus Transceiver (with Schmitt Trigger Inputs) TC74HC7643 3-State, Inverting and Non-Inverting

The TC74HC7643A is a high speed CMOS OCTAL BUS TRANSCEIVERS fabricated with silicon gate CMOS technology.

It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation.

The TC74HC7643A has the same configuration and function as the TC74HC643A. It differs in that the former has Schmitt trigger inputs, making it ideal for such applications as line receivers, etc.


It is intended for two-way asynchronous communication between data busses. The direction of data transmission is determined by the level of the DIR input.

The enable input (\bar{G}) can be used to disable the device so that the busses are effectively isolated.

All inputs are equipped with protection circuits against static discharge or transient excess voltage.


Features

- High Speed: $t_{pd} = 14\text{ns(Typ.)}$ at $V_{CC} = 5\text{V}$
- Low Power Dissipation: $I_{CC} = 4\mu\text{A(Max.)}$ at $T_a = 25^\circ\text{C}$
- High Noise Immunity: $V_{NIH} = V_{NIL} = 28\% V_{CC}$ (Min)
- Output Drive Capability: 15 LSTTL Loads
- Symmetrical Output Impedance: $I_{OH} = I_{OL} = 4\text{mA(Min.)}$
- Balanced Propagation Delays: $t_{pLH} = t_{pHL}$
- Wide Operating Voltage Range: $V_{CC(opr)} = 2\text{V} \sim 6\text{V}$
- Pin and Function Compatible with 74LS643



Application Notes

- 1) Do not apply a signal to any bus terminal when it is in the output mode. Damage may result.
- 2) All floating (high impedance) bus terminals must have their input levels fixed by means of pull up or pull down resistors or bus terminator ICs such as the Toshiba TC40117BP.




Pin Assignment

Truth Table

Inputs		Function	
\overline{G}	DIR	A Bus	B Bus
L	L	Output	Input
L	H	Input	Output
H	X	High Impedance	

X: "H" or "L"

Z: High Impedance



IEC Logic Symbol

Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Supply Voltage Range	V_{CC}	-0.5 ~ 7	V
DC Input Voltage	V_{IN}	-0.5 ~ $V_{CC} + 0.5$	V
DC Output Voltage	V_{OUT}	-0.5 ~ $V_{CC} + 0.5$	V
Input Diode Current	I_{IK}	±20	mA
Output Diode Current	I_{OK}	±20	mA
DC Output Current	I_{OUT}	±25	mA
DC V_{CC} /Ground Current	I_{CC}	±50	mA
Power Dissipation	P_D	500(DIP)*180(SOIC)	mW
Storage Temperature	T_{stg}	-65 ~ 150	°C
Lead Temperature 10sec	T_L	300	°C

*500mW in the range of $T_a = -40^{\circ}\text{C} \sim 65^{\circ}\text{C}$. From $T_a = 65^{\circ}\text{C}$ to 85°C a derating factor of $-10\text{mW}/^{\circ}\text{C}$ shall be applied until 300mW.

Recommended Operating Conditions

Parameter	Symbol	Value	Unit
Supply Voltage	V_{CC}	2 ~ 6	V
Input Voltage	V_{IN}	0 ~ V_{CC}	V
Output Voltage	V_{OUT}	0 ~ V_{CC}	V
Operating Temperature	T_{opr}	-40 ~ 85	°C
Input Rise and Fall Time	t_r, t_f	0 ~ 1000($V_{CC} = 2.0\text{V}$) 0 ~ 500($V_{CC} = 4.5\text{V}$) 0 ~ 400($V_{CC} = 6.0\text{V}$)	ns

DC Electrical Characteristics

Parameter	Symbol	Test Condition	Ta = 25°C				Ta = -40 ~ 85°C		Unit	
			V _{CC}	Min.	Typ.	Max.	Min.	Max.		
High-Level Input Voltage	V _{IH}	-	2.0	1.5	-	-	1.5	-	V	
			4.5	3.15	-	-	3.15	-		
			6.0	4.2	-	-	4.2	-		
Low-Level Input Voltage	V _{IL}	-	2.0	-	-	0.5	-	0.5	V	
			4.5	-	-	1.35	-	1.35		
			6.0	-	-	1.8	-	1.8		
Positive Threshold Voltage	V _P	-	2.0	1.0	1.25	1.5	1.0	1.5	V	
			4.5	2.3	2.7	3.15	2.3	3.15		
			6.0	3.5	3.5	4.2	3.0	4.2		
Negative Threshold Voltage	V _N	-	2.0	0.3	0.65	0.9	0.3	0.9	V	
			4.5	1.13	1.6	2.0	1.13	2.0		
			6.0	1.5	2.3	2.6	1.5	2.6		
Hysteresis Voltage	V _H	-	2.0	0.3	0.6	1.0	0.3	1.0	V	
			4.5	0.6	1.1	1.4	0.6	1.4		
			6.0	0.8	1.2	1.7	0.8	1.7		
High-Level Output Voltage	V _{OH}	V _{IN} = V _{IH} or V _{IL}	I _{OH} = -20μA	2.0	1.9	2.0	-	1.9	-	V
				4.5	4.4	4.5	-	4.4	-	
			I _{OH} = -6 mA I _{OH} = -7.8mA	4.5	4.18	4.31	-	4.13	-	
				6.0	5.68	5.80	-	5.63	-	
Low-Level Output Voltage	V _{OL}	V _{IN} = V _{IH} or V _{IL}	I _{OL} = 20μA	2.0	-	0.0	0.1	-	0.1	V
				4.5	-	0.0	0.1	-	0.1	
			I _{OL} = 6 mA I _{OL} = -7.8mA	4.5	-	0.17	0.26	-	0.33	
				6.0	-	0.18	0.26	-	0.33	
3-State Output Off-State Current	I _{OZ}	V _{IN} = V _{IH} or V _{IL} V _{OUT} = V _{CC} or GND	6.0	-	-	±0.5	-	±0.5	μA	
Input Leakage Current	I _{IN}	V _{IN} = V _{CC} or GND	6.0	-	-	±0.1	-	±1.0		
Quiescent Supply Current	I _{CC}	V _{IN} = V _{CC} or GND	6.0	-	-	4.0	-	40.0		

AC Electrical Characteristics (C_L = 50pF, Input t_r = t_f = 6ns)

Parameter	Symbol	Test Condition	Ta = 25°C			Ta = -40-85°C		Unit		
			CL	V _{CC}	Min.	Typ.	Max.		Min.	Max.
Output Transition Time	t _{TLH} t _{THL}	-	50	2.0	-	25	60	-	75	ns
				4.5	-	7	12	-	15	
				6.0	-	6	10	-	13	
Propagation Delay Time	t _{pLH} t _{pHL}	-	50	2.0	-	50	125	-	155	
				4.5	-	17	25	-	31	
				6.0	-	15	21	-	26	
			150	2.0	-	63	150	-	205	
				4.5	-	22	30	-	41	
				6.0	-	18	26	-	35	
3-State Output Enable Time	t _{pZL} t _{pZH}	R _L = 1k Ω	50	2.0	-	50	150	-	190	
				4.5	-	17	30	-	38	
				6.0	-	15	26	-	32	
			150	2.0	-	63	180	-	225	
				4.5	-	22	36	-	45	
				6.0	-	19	31	-	38	
3-State Output Disable Time	t _{pLZ} t _{pHZ}	R _L = 1k Ω	50	2.0	-	45	150	-	190	
				4.5	-	20	30	-	38	
				6.0	-	19	26	-	32	
Input Capacitance	C _{IN}	DIR, G			-	5	10	-	10	pF
Bus Input Capacitance	C _{OUT}	An, Bn			-	13	-	-	-	
Power Dissipation Capacitance	C _{PD(1)}	TC74HC7640A/7643A			-	48	-	-	-	
		TC74HC7645A			-	45	-	-	-	

Note (1) C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation:

$$I_{CC(oper)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}/8(\text{per bit})$$

Notes