

TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic

TC74LCXR163245FT

16-Bit Dual Supply Bus Transceiver with Series Resistor

The TC74LCXR163245FT is a dual supply, advanced high-speed CMOS 16-bit dual supply voltage interface bus transceiver fabricated with silicon gate CMOS technology.


Designed for use as an interface between a 3.3-V or a 2.5-V bus and a 5-V bus in mixed 3.3-V or 2.5-V / 5-V supply systems, it achieves high-speed operation while maintaining the CMOS low power dissipation.

It is intended for two-way asynchronous communication between data buses. The direction of data transmission is determined by the level of the DIR input. The enable input (\overline{OE}) can be used to disable the device so that the buses are effectively isolated.

The B-port interfaces with the 3.3 V or 2.5 V bus, the A-port with the 5 V bus.

The 26- Ω series resistor helps reducing output overshoot and undershoot without external resistor.

All inputs are equipped with protection circuits against static discharge or transient excess voltage.



Weight: 0.25 g (typ.)

Features (Note)

- Bidirectional interface between 3.3 V or 2.5 V buses and 5 V buses
- Wide operating temperature range: $T_{opr} = -40$ to 125 °C (Note 1)
- 26- Ω series resistors on outputs
- High-speed operation: $t_{pd} = 8.5$ ns (max)
($V_{CCB} = 3.3 \pm 0.3$ V / $V_{CCA} = 5 \pm 0.5$ V, $T_a = -40$ to 85 °C)
- Low-voltage operation: $I_{CC} = 80$ μ A (max) ($T_a = -40$ to 85 °C)
- Symmetrical output impedance: $I_{OUTB} = \pm 12$ mA (min)
 $I_{OUTA} = \pm 12$ mA (min)
($V_{CCB} = 3.0$ V / $V_{CCA} = 4.5$ V)
- Power-down protection provided on all inputs and outputs
- Allows A port and V_{CCA} to float simultaneously in high state at \overline{OE} pin
- Latch-up performance: -500 mA
- ESD performance: Machine model $> \pm 200$ V (Note 2)
- Package: TSSOP


Note : Do not apply a signal to any bus pins when it is in the output mode. Damage may result.
All floating (high impedance) bus pins must have their input fixed by means of pull-up or pull-down resistors.

Note 1: For devices with the ordering part number ending in (*KF, $T_{opr} = -40$ °C to 85 °C for the other devices.


Note 2: This device is electrostatic sensitivity (human body model > 1 kV).
Please handle with caution.

Start of commercial production
2020-01

Pin Assignment (top view)



IEC Logic Symbol



Truth Table


Inputs		Function		Outputs
$\overline{1OE}$	1DIR	Bus 1A1-1A8	Bus 1B1-1B8	
L	L	Output	Input	A = B
L	H	Input	Output	B = A
H	X	Z		Z

Inputs		Function		Outputs
$\overline{2OE}$	2DIR	Bus 2A1-2A8	Bus 2B1-2B8	
L	L	Output	Input	A = B
L	H	Input	Output	B = A
H	X	Z		Z

X: Don't care

Z: High impedance

Block Diagram



Absolute Maximum Ratings (Note)

Characteristics	Symbol	Rating	Unit
Power supply voltage (Note 1)	V _{CCB}	-0.5 to 7.0	V
	V _{CCA}	-0.5 to 7.0	
DC input voltage (DIR, \overline{OE})	V _{IN}	-0.5 to 7.0	V
DC bus I/O voltage	V _{I/OB}	-0.5 to 7.0 (Note 2)	V
		-0.5 to V _{CCB} + 0.5 (Note 3)	
	V _{I/OA}	-0.5 to 7.0 (Note 2)	
		-0.5 to V _{CCA} + 0.5 (Note 3)	
Input diode current	I _{IK}	-50	mA
Output diode current	I _{I/OK}	±50 (Note 4)	mA
DC output current	I _{OUTB}	±50	mA
	I _{OUTA}	±50	
DC V _{CC} /ground current per supply pin	I _{CCB}	±100	mA
	I _{CCA}	±100	
Power dissipation	P _D	400 (Note 5)	mW
Storage temperature	T _{stg}	-65 to 150	°C

Note : Exceeding any of the absolute maximum ratings, even briefly, lead to deterioration in IC performance or even destruction.

Using continuously under heavy loads (e.g. the application of high temperature/current/voltage and the significant change in temperature, etc.) may cause this product to decrease in the reliability significantly even if the operating conditions (i.e. operating temperature/current/voltage, etc.) are within the absolute maximum ratings and the operating ranges.

Please design the appropriate reliability upon reviewing the Toshiba Semiconductor Reliability Handbook ("Handling Precautions"/"Derating Concept and Methods") and individual reliability data (i.e. reliability test report and estimated failure rate, etc).

Note 1: Don't supply a voltage to V_{CCA} terminal when V_{CCB} is in the off-state.

Note 2: Output in OFF state

Note 3: High or low state. I_{OUT} absolute maximum rating must be observed.

Note 4: V_{OUT} < GND, V_{OUT} > V_{CC}

Note 5: 400 mW in the range of T_a = -40 to 85. From T_a = 85 to 125 °C a derating factor of -6.25 mW/°C shall be applied until 150 mW.

Operating Ranges (Note)

Characteristics	Symbol	Rating	Unit
Power supply voltage (Note 1)	V _{CCB}	2.3 to 3.6	V
	V _{CCA}	4.5 to 5.5	
Input voltage (DIR, \overline{OE})	V _{IN}	0 to 5.5	V
DC bus I/O voltage	V _{I/OB}	0 to 5.5 (Note 2)	V
		0 to V _{CCB} (Note 3)	
	V _{I/OA}	0 to 5.5 (Note 2)	
		0 to V _{CCA} (Note 3)	
Output current	I _{OUTB}	±12 (Note 4)	mA
		±4 (Note 5)	
	I _{OUTA}	±12 (Note 6)	
Operating temperature	T _{opr}	-40 to 125 (Note 7)	°C
Input rise and fall time	dt/dv	0 to 10 (Note 8)	ns/V

Note : The operating ranges must be maintained to ensure the normal operation of the device. Unused inputs must be tied to either VCC or GND. Please connect both bus inputs and the bus outputs with VCC or GND when the I/O of the bus terminal changes by the function. In this case, please note that the output is not short-circuited.

Note 1: Don't use in V_{CCB} > V_{CCA}.

Note 2: Output in OFF state

Note 3: High or low state

Note 4: V_{CCB} = 3.0 to 3.6 V

Note 5: V_{CCB} = 2.3 to 2.7 V

Note 6: V_{CCA} = 4.5 to 5.5 V

Note 7: For devices with the ordering part number ending in (*KF. T_{opr} = -40 °C to 85 °C for the other devices.

Note 8: V_{INB} = 0.8 to 2.0 V, V_{CCB} = 3.0 V
V_{INA} = 0.8 to 2.0 V, V_{CCA} = 5.0 V

Electrical Characteristics

DC Characteristics (Unless otherwise specified, Ta = -40 to 85 °C)

Characteristics	Symbol	Test Condition	V _{CCB} (V)	V _{CCA} (V)	Min	Max	Unit	
H-level input voltage	V _{IHB}	DIR, \overline{OE} , B _n	2.5 ± 0.2	5.0 ± 0.5	1.7	—	V	
			3.3 ± 0.3	5.0 ± 0.5	2.0	—		
L-level input voltage	V _{ILB}	DIR, \overline{OE} , B _n	2.5 ± 0.2	5.0 ± 0.5	—	0.7	V	
			3.3 ± 0.3	5.0 ± 0.5	—	0.8		
L-level input voltage	V _{ILA}	A _n	2.3 to 3.6	5.0 ± 0.5	—	0.8	V	
			2.3 to 3.6	5.0 ± 0.5	—	0.8		
H-level output voltage	V _{OHB}	V _{INA} = V _{IHA} or V _{ILA} V _{INB} = V _{IHB} or V _{ILB}	I _{OHB} = -100 μA	2.3 to 3.6	5.0 ± 0.5	V _{CCB} - 0.2	—	V
			I _{OHB} = -12 mA	3.0	5.0 ± 0.5	2.2	—	
			I _{OHB} = -4 mA	2.3	5.0 ± 0.5	1.8	—	
	V _{OHA}		I _{OHA} = -100 μA	2.3 to 3.6	5.0 ± 0.5	V _{CCA} - 0.2	—	
			I _{OHA} = -12 mA	2.3 to 3.6	4.5	3.7	—	
L-level output voltage	V _{OLB}	V _{INA} = V _{IHA} or V _{ILA} V _{INB} = V _{IHB} or V _{ILB}	I _{OLB} = 100 μA	2.3 to 3.6	5.0 ± 0.5	—	0.2	V
			I _{OLB} = 12 mA	3.0	5.0 ± 0.5	—	0.8	
			I _{OLB} = 4 mA	2.3	5.0 ± 0.5	—	0.6	
	V _{OLA}		I _{OLA} = 100 μA	2.3 to 3.6	5.0 ± 0.5	—	0.2	
			I _{OLA} = 12 mA	2.3 to 3.6	4.5	—	0.7	
3-state output OFF state current	I _{OZB}	V _{IN} = V _{IHB} or V _{ILB} V _{I/OB} = V _{CCB} or GND	2.3 to 3.6	5.0 ± 0.5	—	±5.0	μA	
	I _{OZA}	V _{IN} = V _{IHB} or V _{ILB} V _{I/OA} = V _{CCA} or GND	2.3 to 3.6	5.0 ± 0.5	—	±5.0		
Input leakage current	I _{IN}	V _{IN} (DIR, \overline{OE}) = V _{CCB} or GND	3.6	5.5	—	±5.0	μA	
Power-off leakage current	I _{OFF}	V _{INA} /V _{INB} = 0 to 5.5 V	0	0	—	10	μA	
Quiescent supply current	I _{CCB1}	V _{I/OA} = Open, V _{CCA} = Open V _{\overline{OE}} = V _{CCB} , DIR = GND	3.6	Open	—	50	μA	
	I _{CCB2}	V _{INA} = V _{CCA} or GND V _{INB} = V _{CCB} or GND	3.6	5.5	—	50		
	I _{CCA}	V _{INA} = V _{CCA} or GND V _{INB} = V _{CCB} or GND	3.6	5.5	—	80		
	I _{CCTB}	V _{INB} = V _{CCB} - 0.6 V per input	3.6	5.0 ± 0.5	—	500		
	I _{CCTA}	V _{INA} = 3.4 V per input	2.3 to 3.6	5.5	—	2.0		mA

DC Characteristics (Note) (Unless otherwise specified, Ta = -40 to 125 °C)

Characteristics	Symbol	Test Condition	V _{CCB} (V)	V _{CCA} (V)	Min	Max	Unit	
H-level input voltage	V _{IHB}	DIR, \overline{OE} , B _n	2.5 ± 0.2	5.0 ± 0.5	1.7	—	V	
			3.3 ± 0.3	5.0 ± 0.5	2.0	—		
	V _{IHA}	A _n	2.3 to 3.6	5.0 ± 0.5	2.0	—		
L-level input voltage	V _{ILB}	DIR, \overline{OE} , B _n	2.5 ± 0.2	5.0 ± 0.5	—	0.7	V	
			3.3 ± 0.3	5.0 ± 0.5	—	0.8		
	V _{ILA}	A _n	2.3 to 3.6	5.0 ± 0.5	—	0.8		
H-level output voltage	V _{OHB}	V _{INA} = V _{IHA} or V _{ILA} V _{INB} = V _{IHB} or V _{ILB}	I _{OHB} = -100 μA	2.3 to 3.6	5.0 ± 0.5	V _{CCB} - 0.2	—	V
			I _{OHB} = -12 mA	3.0	5.0 ± 0.5	1.9	—	
			I _{OHB} = -4 mA	2.3	5.0 ± 0.5	1.55	—	
	V _{OHA}		I _{OHA} = -100 μA	2.3 to 3.6	5.0 ± 0.5	V _{CCA} - 0.2	—	
			I _{OHA} = -12 mA	2.3 to 3.6	4.5	3.3	—	
L-level output voltage	V _{OLB}	V _{INA} = V _{IHA} or V _{ILA} V _{INB} = V _{IHB} or V _{ILB}	I _{OLB} = 100 μA	2.3 to 3.6	5.0 ± 0.5	—	0.2	V
			I _{OLB} = 12 mA	3.0	5.0 ± 0.5	—	1.1	
			I _{OLB} = 4 mA	2.3	5.0 ± 0.5	—	0.9	
	V _{OLA}		I _{OLA} = 100 μA	2.3 to 3.6	5.0 ± 0.5	—	0.2	
			I _{OLA} = 12 mA	2.3 to 3.6	4.5	—	1.0	
3-state output OFF state current	I _{OZB}	V _{IN} = V _{IHB} or V _{ILB} V _{I/OB} = V _{CCB} or GND	2.3 to 3.6	5.0 ± 0.5	—	±20.0	μA	
	I _{OZA}	V _{IN} = V _{IHB} or V _{ILB} V _{I/OA} = V _{CCA} or GND	2.3 to 3.6	5.0 ± 0.5	—	±20.0		
Input leakage current	I _{IN}	V _{IN} (DIR, \overline{OE}) = V _{CCB} or GND	3.6	5.5	—	±20.0	μA	
Power-off leakage current	I _{OFF}	V _{INA} /V _{INB} = 0 to 5.5 V	0	0	—	40	μA	
Quiescent supply current	I _{CCB1}	V _{I/OA} = Open, V _{CCA} = Open V _{\overline{OE}} = V _{CCB} , DIR = GND	3.6	Open	—	200	μA	
	I _{CCB2}	V _{INA} = V _{CCA} or GND V _{INB} = V _{CCB} or GND	3.6	5.5	—	200		
	I _{CCA}	V _{INA} = V _{CCA} or GND V _{INB} = V _{CCB} or GND	3.6	5.5	—	320		
	I _{CCTB}	V _{INB} = V _{CCB} - 0.6 V per input	3.6	5.0 ± 0.5	—	5000		
	I _{CCTA}	V _{INA} = 3.4 V per input	2.3 to 3.6	5.5	—	2.0	mA	

Note : For devices with the ordering part number ending in (*KF, Topr = -40 °C to 85 °C for the other devices.

AC Characteristics

(Unless otherwise specified, $T_a = -40$ to 85 °C, input: $t_r = t_f = 2.5$ ns, $R_L = 500$ Ω)

$V_{CCB} = 3.3 \pm 0.3$ V

Characteristics	Symbol	Test Condition	CL (pF)	V_{CCA} (V)	Min	Max	Unit
Propagation delay time ($B_n \rightarrow A_n$)	t_{pLH} t_{pHL}	Input: B_n Output: A_n (DIR = "L")	50	5.0 ± 0.5	1.0	7.5	ns
3-state output enable time ($\overline{OE} \rightarrow A_n$)	t_{pZL} t_{pZH}		50	5.0 ± 0.5	1.0	9.5	
3-state output disable time ($\overline{OE} \rightarrow A_n$)	t_{pLZ} t_{pHZ}		50	5.0 ± 0.5	1.0	9.5	
Propagation delay time ($A_n \rightarrow B_n$)	t_{pLH} t_{pHL}	Input: A_n Output: B_n (DIR = "H")	50	5.0 ± 0.5	1.0	8.5	ns
3-state output enable time ($\overline{OE} \rightarrow B_n$)	t_{pZL} t_{pZH}		50	5.0 ± 0.5	1.0	9.5	
3-state output disable time ($\overline{OE} \rightarrow B_n$)	t_{pLZ} t_{pHZ}		50	5.0 ± 0.5	1.0	9.5	
Output to output skew	t_{osLH} t_{osHL}	(Note1)	50	5.0 ± 0.5	—	1.0	ns

Note1: Parameter guaranteed by design.

($t_{osLH} = |t_{pLHm} - t_{pLHn}|$, $t_{osHL} = |t_{pHLm} - t_{pHLn}|$)

$V_{CCB} = 2.5 \pm 0.2$ V

Characteristics	Symbol	Test Condition	CL (pF)	V_{CCA} (V)	Min	Max	Unit
Propagation delay time ($B_n \rightarrow A_n$)	t_{pLH} t_{pHL}	Input: B_n Output: A_n (DIR = "L")	50	5.0 ± 0.5	1.0	9.0	ns
3-state output enable time ($\overline{OE} \rightarrow A_n$)	t_{pZL} t_{pZH}		50	5.0 ± 0.5	1.0	13.0	
3-state output disable time ($\overline{OE} \rightarrow A_n$)	t_{pLZ} t_{pHZ}		50	5.0 ± 0.5	1.0	14.0	
Propagation delay time ($A_n \rightarrow B_n$)	t_{pLH} t_{pHL}	Input: A_n Output: B_n (DIR = "H")	30	5.0 ± 0.5	1.0	9.5	ns
3-state output enable time ($\overline{OE} \rightarrow B_n$)	t_{pZL} t_{pZH}		30	5.0 ± 0.5	1.0	12.5	
3-state output disable time ($\overline{OE} \rightarrow B_n$)	t_{pLZ} t_{pHZ}		30	5.0 ± 0.5	1.0	10.0	
Output to output skew	t_{osLH} t_{osHL}	(Note1)	30 or 50	5.0 ± 0.5	—	1.0	ns

Note1: Parameter guaranteed by design.

($t_{osLH} = |t_{pLHm} - t_{pLHn}|$, $t_{osHL} = |t_{pHLm} - t_{pHLn}|$)

AC Characteristics (Note)

(Unless otherwise specified, $T_a = -40$ to 125 °C, input: $t_r = t_f = 2.5$ ns, $R_L = 500$ Ω)

$V_{CCB} = 3.3 \pm 0.3$ V

Characteristics	Symbol	Test Condition	CL (pF)	V_{CCA} (V)	Min	Max	Unit
Propagation delay time ($B_n \rightarrow A_n$)	t_{pLH} t_{pHL}	Input: B_n Output: A_n (DIR = "L")	50	5.0 ± 0.5	1.0	8.1	ns
3-state output enable time ($\overline{OE} \rightarrow A_n$)	t_{pZL} t_{pZH}		50	5.0 ± 0.5	1.0	10.2	
3-state output disable time ($\overline{OE} \rightarrow A_n$)	t_{pLZ} t_{pHZ}		50	5.0 ± 0.5	1.0	10.2	
Propagation delay time ($A_n \rightarrow B_n$)	t_{pLH} t_{pHL}	Input: A_n Output: B_n (DIR = "H")	50	5.0 ± 0.5	1.0	9.1	ns
3-state output enable time ($\overline{OE} \rightarrow B_n$)	t_{pZL} t_{pZH}		50	5.0 ± 0.5	1.0	10.2	
3-state output disable time ($\overline{OE} \rightarrow B_n$)	t_{pLZ} t_{pHZ}		50	5.0 ± 0.5	1.0	10.2	
Output to output skew	t_{osLH} t_{osHL}	(Note1)	50	5.0 ± 0.5	—	1.0	ns

Note : For devices with the ordering part number ending in (*KF. Topr = -40 °C to 85 °C for the other devices.

Note1: Parameter guaranteed by design.

($t_{osLH} = |t_{pLHm} - t_{pLHn}|$, $t_{osHL} = |t_{pHLm} - t_{pHLn}|$)

$V_{CCB} = 2.5 \pm 0.2$ V

Characteristics	Symbol	Test Condition	CL (pF)	V_{CCA} (V)	Min	Max	Unit
Propagation delay time ($B_n \rightarrow A_n$)	t_{pLH} t_{pHL}	Input: B_n Output: A_n (DIR = "L")	50	5.0 ± 0.5	1.0	9.7	ns
3-state output enable time ($\overline{OE} \rightarrow A_n$)	t_{pZL} t_{pZH}		50	5.0 ± 0.5	1.0	14.0	
3-state output disable time ($\overline{OE} \rightarrow A_n$)	t_{pLZ} t_{pHZ}		50	5.0 ± 0.5	1.0	15.0	
Propagation delay time ($A_n \rightarrow B_n$)	t_{pLH} t_{pHL}	Input: A_n Output: B_n (DIR = "H")	30	5.0 ± 0.5	1.0	10.2	ns
3-state output enable time ($\overline{OE} \rightarrow B_n$)	t_{pZL} t_{pZH}		30	5.0 ± 0.5	1.0	13.4	
3-state output disable time ($\overline{OE} \rightarrow B_n$)	t_{pLZ} t_{pHZ}		30	5.0 ± 0.5	1.0	10.7	
Output to output skew	t_{osLH} t_{osHL}	(Note1)	30 or 50	5.0 ± 0.5	—	1.0	ns

Note : For devices with the ordering part number ending in (*KF. Topr = -40 °C to 85 °C for the other devices.

Note1: Parameter guaranteed by design.

($t_{osLH} = |t_{pLHm} - t_{pLHn}|$, $t_{osHL} = |t_{pHLm} - t_{pHLn}|$)

Capacitive Characteristics (Unless otherwise specified, Ta = 25°C)

V_{CCB} = 2.5, 3.3 V

Characteristics	Symbol	Test Circuit	Test Condition	V _{CCA} (V)	Typ.	Unit
Input capacitance	C _{IN}	—	DIR, \overline{OE}	5.0	7	pF
Output capacitance	C _{I/O}	—	An, Bn	5.0	8	pF
Power dissipation capacitance (Note1)	C _{CPDA}	—	A ⇒ B (DIR = "H")	5.0	20	pF
			B ⇒ A (DIR = "L")	5.0	66	
	C _{CPDB}	—	A ⇒ B (DIR = "H")	5.0	34	pF
			B ⇒ A (DIR = "L")	5.0	4	

Note1: CPD is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.


Average operating current can be obtained by the equation:

$$I_{CC}(\text{opr}) = CPD \cdot V_{CC} \cdot f_{IN} + I_{CC} / 16 \text{ (per bit)}$$

Package Dimensions

TSSOP48-P-0061-0.50A

Unit: mm



Weight: 0.25 g (typ.)

RESTRICTIONS ON PRODUCT USE

Toshiba Corporation and its subsidiaries and affiliates are collectively referred to as "TOSHIBA". Hardware, software and systems described in this document are collectively referred to as "Product".

- TOSHIBA reserves the right to make changes to the information in this document and related Product without notice.
- This document and any information herein may not be reproduced without prior written permission from TOSHIBA. Even with TOSHIBA's written permission, reproduction is permissible only if reproduction is without alteration/omission.
- Though TOSHIBA works continually to improve Product's quality and reliability, Product can malfunction or fail. Customers are responsible for complying with safety standards and for providing adequate designs and safeguards for their hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of Product could cause loss of human life, bodily injury or damage to property, including data loss or corruption. Before customers use the Product, create designs including the Product, or incorporate the Product into their own applications, customers must also refer to and comply with (a) the latest versions of all relevant TOSHIBA information, including without limitation, this document, the specifications, the data sheets and application notes for Product and the precautions and conditions set forth in the "TOSHIBA Semiconductor Reliability Handbook" and (b) the instructions for the application with which the Product will be used with or for. Customers are solely responsible for all aspects of their own product design or applications, including but not limited to (a) determining the appropriateness of the use of this Product in such design or applications; (b) evaluating and determining the applicability of any information contained in this document, or in charts, diagrams, programs, algorithms, sample application circuits, or any other referenced documents; and (c) validating all operating parameters for such designs and applications. **TOSHIBA ASSUMES NO LIABILITY FOR CUSTOMERS' PRODUCT DESIGN OR APPLICATIONS.**
- **PRODUCT IS NEITHER INTENDED NOR WARRANTED FOR USE IN EQUIPMENTS OR SYSTEMS THAT REQUIRE EXTRAORDINARILY HIGH LEVELS OF QUALITY AND/OR RELIABILITY, AND/OR A MALFUNCTION OR FAILURE OF WHICH MAY CAUSE LOSS OF HUMAN LIFE, BODILY INJURY, SERIOUS PROPERTY DAMAGE AND/OR SERIOUS PUBLIC IMPACT ("UNINTENDED USE").** Except for specific applications as expressly stated in this document, Unintended Use includes, without limitation, equipment used in nuclear facilities, equipment used in the aerospace industry, lifesaving and/or life supporting medical equipment, equipment used for automobiles, trains, ships and other transportation, traffic signaling equipment, equipment used to control combustions or explosions, safety devices, elevators and escalators, and devices related to power plant. **IF YOU USE PRODUCT FOR UNINTENDED USE, TOSHIBA ASSUMES NO LIABILITY FOR PRODUCT.** For details, please contact your TOSHIBA sales representative or contact us via our website.
- Do not disassemble, analyze, reverse-engineer, alter, modify, translate or copy Product, whether in whole or in part.
- Product shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable laws or regulations.
- The information contained herein is presented only as guidance for Product use. No responsibility is assumed by TOSHIBA for any infringement of patents or any other intellectual property rights of third parties that may result from the use of Product. No license to any intellectual property right is granted by this document, whether express or implied, by estoppel or otherwise.
- **ABSENT A WRITTEN SIGNED AGREEMENT, EXCEPT AS PROVIDED IN THE RELEVANT TERMS AND CONDITIONS OF SALE FOR PRODUCT, AND TO THE MAXIMUM EXTENT ALLOWABLE BY LAW, TOSHIBA (1) ASSUMES NO LIABILITY WHATSOEVER, INCLUDING WITHOUT LIMITATION, INDIRECT, CONSEQUENTIAL, SPECIAL, OR INCIDENTAL DAMAGES OR LOSS, INCLUDING WITHOUT LIMITATION, LOSS OF PROFITS, LOSS OF OPPORTUNITIES, BUSINESS INTERRUPTION AND LOSS OF DATA, AND (2) DISCLAIMS ANY AND ALL EXPRESS OR IMPLIED WARRANTIES AND CONDITIONS RELATED TO SALE, USE OF PRODUCT, OR INFORMATION, INCLUDING WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, ACCURACY OF INFORMATION, OR NONINFRINGEMENT.**
- Do not use or otherwise make available Product or related software or technology for any military purposes, including without limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technology products (mass destruction weapons). Product and related software and technology may be controlled under the applicable export laws and regulations including, without limitation, the Japanese Foreign Exchange and Foreign Trade Law and the U.S. Export Administration Regulations. Export and re-export of Product or related software or technology are strictly prohibited except in compliance with all applicable export laws and regulations.
- Please contact your TOSHIBA sales representative for details as to environmental matters such as the RoHS compatibility of Product. Please use Product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. **TOSHIBA ASSUMES NO LIABILITY FOR DAMAGES OR LOSSES OCCURRING AS A RESULT OF NONCOMPLIANCE WITH APPLICABLE LAWS AND REGULATIONS.**