TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic

## TC74VHC175F,TC74VHC175FN,TC74VHC175FT,TC74VHC175FK

### Quad D-Type Flip Flop with Clear

The TC74VHC175 is an advanced high speed CMOS QUAD D-TYPE FLIP FLOP fabricated with silicon gate C<sup>2</sup>MOS technology.

It achieves the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation.

These four flip-flops are controlled by a clock input (CK) and a clear input ( $\overline{\text{CLR}}$ ).

The information data applied to the D inputs (D1 thru D4) are transferred to the outputs (Q1 thru Q4 and  $\overline{Q}1$  thru  $\overline{Q}4$ ) on the positive-going edge of the clock pulse.

When the CLR input is held low, the Q outputs are at the low logic level and the  $\overline{Q}$  outputs are at the high logic level, regardless of other input conditions.

An input protection circuit ensures that 0 to 5.5~V can be applied to the input pins without regard to the supply voltage. This device can be used to interface 5~V to 3~V systems and two supply systems such as battery back up. This circuit prevents device destruction due to mismatched supply and input voltages.

#### **Features**

- High speed:  $f_{max} = 210 \text{ MHz}$  (typ.) at  $V_{CC} = 5 \text{ V}$
- Low power dissipation:  $I_{CC} = 4 \mu A \text{ (max)}$  at  $T_{a} = 25 \text{°C}$
- High noise immunity:  $V_{NIH} = V_{NIL} = 28\% V_{CC}$  (min)
- Power down protection is provided on all inputs.
- Balanced propagation delays:  $t_{pLH} \approx t_{pHL}$
- Wide operating voltage range:  $V_{CC}$  (opr) = 2 to 5.5 V
- Low noise: VOLP = 0.8 V (max)
- Pin and function compatible with 74ALS175

xxxFN (JEDEC SOP) is not available in Note: Japan. TC74VHC175F SOP16-P-300-1.27A TC74VHC175FN SOL16-P-150-1.27 TC74VHC175FT TSSOP16-P-0044-0.65A TC74VHC175FK

Weight

 SOP16-P-300-1.27A
 : 0.18 g (typ.)


 SOL16-P-150-1.27
 : 0.13 g (typ.)

 TSSOP16-P-0044-0.65A
 : 0.06 g (typ.)


 VSSOP16-P-0030-0.50
 : 0.02 g (typ.)

VSSOP16-P-0030-0.50

## **Pin Assignment**



## **IEC Logic Symbol**




**Truth Table** 

	Inputs		Out	- :	
CLR	D	CK	Q	Q	Function
L	Х	Х	L	Н	Clear
Н	L		L	Н	_
Н	Н		Н	L	_
Н	Х	$\Box$	Qn	$\overline{Q}_n$	No Change

X: Don't care

### **System Diagram**



### **Absolute Maximum Ratings (Note)**

Characteristics	Symbol	Rating	Unit
Supply voltage range	V <sub>CC</sub>	−0.5 to 7.0	V
DC input voltage	V <sub>IN</sub>	−0.5 to 7.0	V
DC output voltage	V <sub>OUT</sub>	-0.5 to V <sub>CC</sub> + 0.5	V
Input diode current	I <sub>IK</sub>	-20	mA
Output diode current	lok	±20	mA
DC output current	lout	±25	mA
DC V <sub>CC</sub> /ground current	Icc	±50	mA
Power dissipation	PD	180	mW
Storage temperature	T <sub>stg</sub>	−65 to 150	°C

Note: Exceeding any of the absolute maximum ratings, even briefly, lead to deterioration in IC performance or even destruction.

Using continuously under heavy loads (e.g. the application of high temperature/current/voltage and the significant change in temperature, etc.) may cause this product to decrease in the reliability significantly even if the operating conditions (i.e. operating temperature/current/voltage, etc.) are within the absolute maximum ratings and the operating ranges.

Please design the appropriate reliability upon reviewing the Toshiba Semiconductor Reliability Handbook ("Handling Precautions"/"Derating Concept and Methods") and individual reliability data (i.e. reliability test report and estimated failure rate, etc).

### **Operating Range (Note)**

Characteristics	Symbol	Rating	Unit	
Supply voltage	V <sub>CC</sub>	2.0 to 5.5	V	
Input voltage	$V_{IN}$	0 to 5.5	>	
Output voltage	V <sub>OUT</sub>	0 to V <sub>CC</sub>	V	
Operating temperature	T <sub>opr</sub>	−40 to 85	°C	
Input rise and fall time	dt/dv	0 to 100 (V <sub>CC</sub> = 3.3 ± 0.3 V)	ns/V	
input rise and fail tille	ui/uv	0 to 20 (V <sub>CC</sub> = 5 ± 0.5 V)		

Note: The operating range must be maintained to ensure the normal operation of the device. Unused inputs must be tied to either  $V_{\text{CC}}$  or GND.



### **Electrical Characteristics**

### **DC Characteristics**

Characteristics	Symbol	Test Condition		Ta = 25°C			Ta = −40 to 85°C		Unit	
Onaracteristics	Cymbol				Min	Тур.	Max	Min	Max	
High-level input voltage	V <sub>IH</sub>	_		2.0 3.0 to 5.5	1.50 V <sub>CC</sub> × 0.7	1 1	1 1	1.50 V <sub>CC</sub> × 0.7	1 1	V
Low-level input voltage	$V_{IL}$	_		2.0 3.0 to 5.5		1 1	0.50 V <sub>CC</sub> × 0.3		0.50 V <sub>CC</sub> × 0.3	V
High-level output voltage	V <sub>ОН</sub>	V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OH</sub> = -50 μA	2.0 3.0 4.5	1.9 2.9 4.4	2.0 3.0 4.5		1.9 2.9 4.4		V
			$I_{OH} = -4 \text{ mA}$ $I_{OH} = -8 \text{ mA}$	3.0 4.5	2.58 3.94	_ _	_ _	2.48 3.80	_ _	
Low-level output VOL		V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OL</sub> = 50 μA	2.0 3.0 4.5	_ _ _	0.0 0.0 0.0	0.1 0.1 0.1	_ _ _	0.1 0.1 0.1	V
		VIL.	$I_{OL} = 4 \text{ mA}$ $I_{OL} = 8 \text{ mA}$	3.0 4.5	_	_ _	0.36 0.36	_ _	0.44 0.44	
Input leakage current	I <sub>IN</sub>	V <sub>IN</sub> = 5.5 V or GND		0 to 5.5	_		±0.1		±1.0	μA
Quiescent supply current	Icc	V <sub>IN</sub> = V <sub>C</sub>	<sub>C</sub> or GND	5.5	_	_	4.0	_	40.0	μΑ

## Timing Requirements (input: $t_r = t_f = 3 \text{ ns}$ )

Characteristics	Symbol	Test Condition	Test Condition		Ta = 25°C		Unit
			V <sub>CC</sub> (V)	Тур.	Limit	Limit	
Minimum pulse width	t <sub>w (L)</sub>		$3.3 \pm 0.3$	_	5.0	5.0	20
(CK)	t <sub>w (H)</sub>	_	5.0 ± 0.5	_	5.0	5.0	ns
Minimum pulse width	4		$3.3 \pm 0.3$	_	5.0	5.0	ns
(CLR)	t <sub>w (L)</sub>	_	5.0 ± 0.5	_	5.0	5.0	
Minimum aat un tima			$3.3 \pm 0.3$	_	5.0	5.0	ns
Minimum set-up time	t <sub>S</sub>	_	5.0 ± 0.5	_	4.0	4.0	
Minimo una la alal tima a			3.3 ± 0.3	_	1.0	1.0	
Minimum hold time	t <sub>h</sub>	_	5.0 ± 0.5	_	1.0	1.0	ns
Minimum removal time			$3.3 \pm 0.3$	_	5.0	5.0	20
(CLR)	t <sub>rem</sub>		5.0 ± 0.5	_	5.0	5.0	ns



#### AC Characteristics (input: $t_r = t_f = 3$ ns)

Characteristics	T		est Condition		Ta = 25°C			Ta = −40 to 85°C		Unit
	,	V <sub>CC</sub> (V)		C <sub>L</sub> (pF)	Min	Тур.	Max	Min	Max	
			3.3 ± 0.3	15	_	7.5	11.5	1.0	13.5	ns
Propagation delay time	$t_{pLH}$			50	_	10.0	15.0	1.0	17.0	
(CK-Q, $\overline{Q}$ )	$t_{pHL}$	_	5.0 ± 0.5	15	_	4.8	7.3	1.0	8.5	
,			5.0 ± 0.5	50	_	6.3	9.3	1.0	10.5	
		_	3.3 ± 0.3	15	_	6.3	10.1	1.0	12.0	- ns
Propagation delay time	t <sub>pLH</sub> t <sub>pHL</sub>			50	_	8.8	13.6	1.0	15.5	
(CLR -Q, Q)			5.0 ± 0.5	15	_	4.3	6.4	1.0	7.5	
				50	_	5.8	8.4	1.0	9.5	
	f <sub>max</sub>	_	3.3 ± 0.3	15	90	140	_	75	_	- MHz
Maximum clock				50	50	75	_	45	_	
frequency			5.0 ± 0.5	15	150	210	_	125	_	
				50	85	115	_	75	_	
Output to output akow	t <sub>osLH</sub>	(Note 1)	$3.3 \pm 0.3$	50	_	_	1.5	_	1.5	ns
Output to output skew	t <sub>osHL</sub>	(Note 1)	5.0 ± 0.5	50	_	_	1.0	_	1.0	115
Input capacitance	C <sub>IN</sub>		_		_	4	10	_	10	pF
Power dissipation capacitance	C <sub>PD</sub>			(Note 2)	_	44	_	_	_	pF

Note 1: Parameter guaranteed by design.

 $t_{OSLH} = |t_{DLHm} - t_{DLHn}|, t_{OSHL} = |t_{DHLm} - t_{DHLn}|$ 

Note 2: C<sub>PD</sub> is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

 $I_{CC (opr)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}/4 (per bit)$ 


And the total C<sub>PD</sub> when n pcs.of flip flop operate can be gained by the following equation:

 $C_{PD}$  (total) = 30 + 14·n

### Noise Characteristics (input: $t_r = t_f = 3$ ns)


Characteristics	Symbol	Test Condition	Ta =	- Unit		
Characteristics	Symbol		V <sub>CC</sub> (V)	Тур.	Max	Offic
Quiet output maximum dynamic V <sub>OL</sub>	V <sub>OLP</sub>	C <sub>L</sub> = 50 pF	5.0	0.4	0.8	V
Quiet output minimum dynamic V <sub>OL</sub>	V <sub>OLV</sub>	C <sub>L</sub> = 50 pF	5.0	-0.4	-0.8	V
Minimum high level dynamic input voltage	V <sub>IHD</sub>	C <sub>L</sub> = 50 pF	5.0	_	3.5	V
Maximum low level dynamic input voltage	V <sub>ILD</sub>	C <sub>L</sub> = 50 pF	5.0	_	1.5	V

# **Input Equivalent Circuit**



## **Package Dimensions**


SOP16-P-300-1.27A Unit: mm



Weight: 0.18 g (typ.)

## **Package Dimensions (Note)**

SOL16-P-150-1.27 Unit: mm



8

Note: This package is not available in Japan.


Weight: 0.13 g (typ.)


# **TOSHIBA**


## **Package Dimensions**

TSSOP16-P-0044-0.65A


Unit: mm








9



Weight: 0.06 g (typ.)

## **Package Dimensions**

VSSOP16-P-0030-0.50 Unit: mm



Weight: 0.02 g (typ.)

#### **RESTRICTIONS ON PRODUCT USE**

- Toshiba Corporation, and its subsidiaries and affiliates (collectively "TOSHIBA"), reserve the right to make changes to the information in this document, and related hardware, software and systems (collectively "Product") without notice.
- This document and any information herein may not be reproduced without prior written permission from TOSHIBA. Even with TOSHIBA's written permission, reproduction is permissible only if reproduction is without alteration/omission.
- Though TOSHIBA works continually to improve Product's quality and reliability, Product can malfunction or fail. Customers are responsible for complying with safety standards and for providing adequate designs and safeguards for their hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of Product could cause loss of human life, bodily injury or damage to property, including data loss or corruption. Before creating and producing designs and using, customers must also refer to and comply with (a) the latest versions of all relevant TOSHIBA information, including without limitation, this document, the specifications, the data sheets and application notes for Product and the precautions and conditions set forth in the "TOSHIBA Semiconductor Reliability Handbook" and (b) the instructions for the application that Product will be used with or for. Customers are solely responsible for all aspects of their own product design or applications, including but not limited to (a) determining the appropriateness of the use of this Product in such design or applications; (b) evaluating and determining the applicability of any information contained in this document, or in charts, diagrams, programs, algorithms, sample application circuits, or any other referenced documents; and (c) validating all operating parameters for such designs and applications. TOSHIBA ASSUMES NO LIABILITY FOR CUSTOMERS' PRODUCT DESIGN OR APPLICATIONS.
- Product is intended for use in general electronics applications (e.g., computers, personal equipment, office equipment, measuring equipment, industrial robots and home electronics appliances) or for specific applications as expressly stated in this document. Product is neither intended nor warranted for use in equipment or systems that require extraordinarily high levels of quality and/or reliability and/or a malfunction or failure of which may cause loss of human life, bodily injury, serious property damage or serious public impact ("Unintended Use"). Unintended Use includes, without limitation, equipment used in nuclear facilities, equipment used in the aerospace industry, medical equipment, equipment used for automobiles, trains, ships and other transportation, traffic signaling equipment, equipment used to control combustions or explosions, safety devices, elevators and escalators, devices related to electric power, and equipment used in finance-related fields. Do not use Product for Unintended Use unless specifically permitted in this document.
- · Do not disassemble, analyze, reverse-engineer, alter, modify, translate or copy Product, whether in whole or in part.
- Product shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any
  applicable laws or regulations.
- The information contained herein is presented only as guidance for Product use. No responsibility is assumed by TOSHIBA for any infringement of patents or any other intellectual property rights of third parties that may result from the use of Product. No license to any intellectual property right is granted by this document, whether express or implied, by estoppel or otherwise.
- ABSENT A WRITTEN SIGNED AGREEMENT, EXCEPT AS PROVIDED IN THE RELEVANT TERMS AND CONDITIONS OF SALE
  FOR PRODUCT, AND TO THE MAXIMUM EXTENT ALLOWABLE BY LAW, TOSHIBA (1) ASSUMES NO LIABILITY
  WHATSOEVER, INCLUDING WITHOUT LIMITATION, INDIRECT, CONSEQUENTIAL, SPECIAL, OR INCIDENTAL DAMAGES OR
  LOSS, INCLUDING WITHOUT LIMITATION, LOSS OF PROFITS, LOSS OF OPPORTUNITIES, BUSINESS INTERRUPTION AND
  LOSS OF DATA, AND (2) DISCLAIMS ANY AND ALL EXPRESS OR IMPLIED WARRANTIES AND CONDITIONS RELATED TO
  SALE, USE OF PRODUCT, OR INFORMATION, INCLUDING WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS
  FOR A PARTICULAR PURPOSE, ACCURACY OF INFORMATION, OR NONINFRINGEMENT.
- Do not use or otherwise make available Product or related software or technology for any military purposes, including without
  limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile
  technology products (mass destruction weapons). Product and related software and technology may be controlled under the
  Japanese Foreign Exchange and Foreign Trade Law and the U.S. Export Administration Regulations. Export and re-export of Product
  or related software or technology are strictly prohibited except in compliance with all applicable export laws and regulations.
- Please contact your TOSHIBA sales representative for details as to environmental matters such as the RoHS compatibility of Product.
   Please use Product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. TOSHIBA assumes no liability for damages or losses occurring as a result of noncompliance with applicable laws and regulations.