## <u>TOSHIBA</u>

TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic

# TC74VHC299F,TC74VHC299FW,TC74VHC299FT

#### 8-Bit Pipo Shift Register with Asynchronous Clear

The TC74VHC299 is an advanced high speed CMOS 8-BIT PIPO SHIFT REGISTER fabricated with silicon gate C<sup>2</sup>MOS technology.

It achieves the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation.


It has a four modes (HOLD, SHIFT LEFT, SHIFT RIGHT and LOAD DATA) controlled by the two selection inputs (S0, S1).

When one or both enable  $(\overline{G}1, \overline{G}2)$  are high, the eight I/O are forced to the high-impedance state; however, sequential operation or clearing of the register is not affected.


All inputs are equipped with protection circuits against static discharge.

### Features (Note 1) (Note 2) (Note 3)


- High speed:  $f_{max} = 160 \text{ MHz}$  (typ.) at VCC = 5 V
- Low power dissipation:  $I_{CC} = 4 \mu A \pmod{at Ta} = 25 \circ C$
- High noise immunity: V<sub>NIH</sub> = V<sub>NIL</sub> = 28% V<sub>CC</sub> (min)
- Balanced propagation delays:  $t_{pLH} \simeq t_{pHL}$
- Wide operating voltage range: V<sub>CC</sub> (opr) = 2 to 5.5 V
- Low noise: VOLP = 1.4 V (max)
- Pin and function compatible with 74ALS299
  - Note 1: Do not apply a signal to A/QA to H/QH bus terminal when it is in the output mode. Damage may result.
  - Note 2: All floating (high impedance) A/QA to H/QH bus terminals must have their input levels fixed by means of pull up or pull down resistors.
  - Note 3: A parasitic diode is formed between A/QA to H/QH bus and V<sub>CC</sub> terminals. Therefore bus terminal can not be used to interface 5 V to 3 V systems directly.



#### **Pin Assignment**



#### **IEC Logic Symbol**



### Truth Table

		Inputs								Inputs /Outputs		puts
Mode	Function Select		Output Control		ск	Serial		A/QA				
	CLR	S1	S0	G1 (Note)	G2 (Note)	-	SL	SR	AVQA	H/QH	QA'	QH'
Z	L	Н	Н	Х	Х	Х	Х	Х	Z	Z	L	L
Clear	L	L	Х	L	L	Х	Х	Х	L	L	L	L
Clear	L	х	L	L	L	х	х	х	L	L	L	L
Hold	Н	L	L	L	L	Х	Х	Х	QA <sub>0</sub>	QH <sub>0</sub>	QA <sub>0</sub>	QH <sub>0</sub>
Shift Right	Н	L	Н	L	L		Х	Н	Н	QGn	Н	QGn
	н	L	н	L	L		х	L	L	QGn	L	QGn
Shift Left	Н	Н	L	L	L		Н	Х	QBn	Н	QBn	Н
Shift Left	Н	Н	L	L	L		L	х	QBn	L	QBn	L
Load	Н	Н	Н	Х	Х		Х	Х	а	h	а	h

Note: When one or both output controls are high, the eight input/output terminals are in the high-impedance state; however sequential or clearing of the register is not affected.

Z: High impedance

 $\mathsf{Q}_{n0}\!:$  The level of  $\mathsf{Q}_n$  before the indicated steady-state input conditions were established.


 $Q_{nn}:$  The level of  $Q_n$  before the most recent active transition indicated by  $\downarrow$  or  $\uparrow.$ 

a, h: The level of the steady-state inputs A, H, respectively.

X: Don't care.


# <u>TOSHIBA</u>

## Timing Chart



## **TOSHIBA**

## System Diagram



### **Absolute Maximum Ratings (Note)**

Characteristics	Symbol	Rating	Unit
Supply voltage range	V <sub>CC</sub>	-0.5 to 7.0	V
DC input voltage	V <sub>IN</sub>	-0.5 to 7.0	V
DC bus I/O voltage (A/QA to H/QH')	V <sub>IN/OUT</sub>	-0.5 to V <sub>CC</sub> + 0.5	V
DC output voltage (QA' to QH')	V <sub>OUT</sub>	-0.5 to V <sub>CC</sub> + 0.5	v
Input diode current	IIK	-20	mA
Output diode current	IOK	±20	mA
DC output current	IOUT	±25	mA
DC V <sub>CC</sub> /ground current	ICC	±80	mA
Power dissipation	PD	180	mW
Storage temperature	T <sub>stg</sub>	-65 to 150	°C

Note: Exceeding any of the absolute maximum ratings, even briefly, lead to deterioration in IC performance or even destruction.

### **Recommended Operating Conditions (Note)**

Characteristics	Symbol	Rating	Unit	
Supply voltage	V <sub>CC</sub>	2.0 to 5.5	V	
Input voltage	V <sub>IN</sub>	0 to 5.5	V	
DC bus I/O voltage	Manager	0 to 1/	V	
(A/QA to H/QH)	V <sub>IN/OUT</sub>	0 to V <sub>CC</sub>	v	
DC output voltage			V	
(QA' to QH')	Vout	0 to V <sub>CC</sub>	v	
Operating temperature	T <sub>opr</sub>	-40 to 85	°C	
land tring and fall time	alt (al) (	0 to 100 (V <sub>CC</sub> = 3.3 ± 0.3 V)	<b>7</b> 00/	
Input rise and fall time	dt/dV	0 to 20 (V <sub>CC</sub> = 5 $\pm$ 0.5 V)	ns/V	

Note: The recommended operating conditions are required to ensure the normal operation of the device. Unused inputs must be tied to either VCC or GND.

## **Electrical Characteristics**

#### **DC Characteristics**

Characteristics	Symbol	Test Condition			٢	⊺a = 25°(	0		a = 0 85°C	Unit
				$V_{CC}(V)$	Min	Тур.	Max	Min	Max	
High-level input		_		2.0	1.50	_	_	1.50	_	
voltage	VIH			3.0 to 5.5	V <sub>CC</sub> × 0.7	_	_	V <sub>CC</sub> × 0.7	_	V
Low-level input				2.0	_	_	0.50	_	0.50	
voltage	VIL		_	3.0 to 5.5	_	_	V <sub>CC</sub> × 0.3	_	V <sub>CC</sub> × 0.3	V
				2.0	1.9	2.0	_	1.9	_	
	V <sub>OH</sub>		I <sub>OH</sub> = -50 μA	3.0	2.9	3.0	—	2.9	_	
High-level output voltage		V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>		4.5	4.4	4.5	—	4.4	_	V
			I <sub>OH</sub> = −4 mA	3.0	2.58	_	_	2.48	_	
			I <sub>OH</sub> = −8 mA	4.5	3.94	_	—	3.80	_	
	V <sub>OL</sub>	V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>		2.0	_	0.0	0.1	_	0.1	
			I <sub>OL</sub> = 50 μA	3.0	—	0.0	0.1	—	0.1	
Low-level output voltage				4.5	—	0.0	0.1	—	0.1	V
0			I <sub>OL</sub> = 4 mA	3.0	_	_	0.36	_	0.44	
			I <sub>OL</sub> = 8 mA	4.5	—	—	0.36	—	0.44	
3-state output off-state current	I <sub>OZ</sub>	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $V_{OUT} = V_{CC} \text{ or } GND$		5.5	_	_	±0.25	_	±2.50	μA
Input leakage current	I <sub>IN</sub>	V <sub>IN</sub> = 5.5 V or GND		0 to 5.5	_	_	±0.1	_	±1.0	μA
Quiescent supply current	ICC	V <sub>IN</sub> = V <sub>CC</sub> or	GND	5.5	_		4.0	_	40.0	μA

#### AC Characteristics (input: t<sub>r</sub> = t<sub>f</sub> = 3 ns)

Characteristics	Symbol	Τe	Test Condition		-	Ta = 25°(	Ta = 25°C Ta = -40 to 85°C			Unit
	- <b>)</b>		V <sub>CC</sub> (V)	C <sub>L</sub> (pF)	Min	Тур.	Max	Min	Max	
			22.02	15	_	12.2	17.2	1.0	19.8	
Propagation delay time	t <sub>pLH</sub>		3.3 ± 0.3	50		14.7	20.7	1.0	23.3	
(CK-QA', QH')	t <sub>pHL</sub>	_	50.05	15		8.5	10.8	1.0	12.0	ns
			5.0 ± 0.5	50		10.0	12.8	1.0	14.0	
			22.02	15		13.0	19.0	1.0	22.0	
Propagation delay time			3.3 ± 0.3	50		15.5	22.5	1.0	25.5	
( CLR -QA', QH')	t <sub>pHL</sub>	_	50.05	15		9.1	11.2	1.0	13.5	ns
(			5.0 ± 0.5	50		10.8	13.2	1.0	15.5	
				15		10.3	14.3	1.0	16.6	
Propagation delay time	<sup>t</sup> pLH t <sub>pHL</sub>		3.3 ± 0.3	50		12.8	17.8	1.0	20.1	
(CK-QA to QH)		_	50.05	15	_	7.3	9.1	1.0	10.4	ns
(			5.0 ± 0.5	50		8.8	11.1	1.0	12.4	
Propagation delay time t <sub>p</sub> -				15		10.8	17.0	1.0 19.5	19.5	
			3.3 ± 0.3	50		13.3	20.5	1.0	23.0	
	tpHL		5.0 ± 0.5	15		7.7	10.5	1.0	12.0	ns
()				50		9.2	12.5	1.0	14.0	
	t <sub>P</sub> ZL t <sub>P</sub> ZH	R <sub>L</sub> = 1 kΩ	3.3 ± 0.3	15		13.3	16.5	1.0	19.2	ns
Output anabla time				50		14.8	19.0	1.0	21.7	
Output enable time			5.0 ± 0.5	15		8.9	9.7	1.0	11.3	
				50		10.4	11.2	1.0	12.6	
Output dischle time	t <sub>pLZ</sub>	D 110	$\textbf{3.3}\pm\textbf{0.3}$	50		18.0	21.3	1.0	24.3	
Output disable time	t <sub>pHZ</sub>	$R_L = 1 \ k\Omega$	$5.0\pm0.5$	50		11.8	13.2	1.0	15.0	ns
			22102	15	65	100	_	55	_	
Maximum clock	£		3.3 ± 0.3	50	55	90		50	_	N411-
frequency	f <sub>max</sub>	_	5.0 ± 0.5	15	125	160	_	110	-	MHz
			$5.0 \pm 0.5$	50	115	150		100	_	
Input capacitance	C <sub>IN</sub>		· _		_	4	10	_	-	pF
Bus I/O capacitance	Course					0				n E
(A/QA to H/QH)	C <sub>OUT</sub>		_		_	8	_			pF
Power dissipation capacitance	C <sub>PD</sub>			(Note)	_	110	_	—	_	pF

Note: C<sub>PD</sub> is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

 $I_{CC (opr)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}$ 

## Timing Requirements (input: $t_r = t_f = 3 \text{ ns}$ )

Characteristics	Symbol	Test Condition	Test Condition		Ta = 25°C		Unit
			$V_{CC}(V)$	Тур.	Limit	Limit	
Minimum pulse width	t <sub>w (H)</sub>		$3.3 \pm 0.3$	_	7.0	8.0	ns
(CK)	t <sub>w (L)</sub>	—	$5.0 \pm 0.5$	—	7.0	8.0	115
Minimum pulse width	4		3.3 ± 0.3	_	6.0	7.0	ns
( CLR )	t <sub>w (L)</sub>	—	$5.0 \pm 0.5$	—	6.0	7.0	ns
Minimum set-up time	+		3.3 ± 0.3	_	8.5	10.0	20
(SL, SR)	t <sub>s</sub>	—	$5.0 \pm 0.5$	—	5.0	5.0	ns
Minimum set-up time			3.3 ± 0.3	_	8.0	9.0	
(A to H)	t <sub>s</sub>	—	$5.0 \pm 0.5$	—	4.0	4.0	ns
Minimum set-up time			3.3 ± 0.3		14.5	17.0	
(S0, S1)	t <sub>s</sub>	—	5.0 ± 0.5	—	7.0	8.0	ns
Minimum hold time			3.3 ± 0.3	_	1.0	1.0	
(SL, SR)	t <sub>h</sub>	—	$5.0 \pm 0.5$	—	1.0	1.0	ns
Minimum hold time			$3.3 \pm 0.3$	_	0.5	0.5	
(A to H)	t <sub>h</sub>	—	$5.0 \pm 0.5$	—	1.5	1.5	ns
Minimum hold time	•		$3.3 \pm 0.3$	_	0	0	20
(S0, S1)	t <sub>h</sub>	_	$5.0 \pm 0.5$	—	0.5	0.5	ns
Minimum removal time	+		3.3 ± 0.3	_	5.0	6.0	20
( CLR )	t <sub>rem</sub>	_	5.0 ± 0.5	—	4.0	4.0	ns


## Noise Characteristics (input: t<sub>r</sub> = t<sub>f</sub> = 3 ns) (Note)


Characteristics	Symbol	Test Condition		Ta =	25°C	Unit
Characteristics	Symbol		$V_{CC}(V)$	Тур.	Limit	
Quiet output maximum dynamic	V <sub>OLP</sub>	C <sub>I</sub> = 50 pF	5.0	0.9	1.2	v
V <sub>OL</sub>	VOLP	CL - 50 pr	5.0	(1.0)	(1.4)	v
Quiet output minimum dynamic	V <sub>OLV</sub>	C <sub>I</sub> = 50 pF	5.0	-0.9	-1.2	v
V <sub>OL</sub>	VOLV	CL - 50 pr	5.0	(-1.0)	(-1.4)	v
Minimum high level dynamic input Voltage	V <sub>IHD</sub>	C <sub>L</sub> = 50 pF	5.0	Ι	3.5	V
Maximum low high level dynamic input Voltage	V <sub>ILD</sub>	C <sub>L</sub> = 50 pF	5.0	_	1.5	V

Note: The value in ( ) only applies to JEDEC SOP (FW) devices.

## Input Equivalent Circuit

A/QA to H/QH Bus Terminal Equivalent Circuit






## Package Dimensions


SOP20-P-300-1.27A

Unit: mm




Weight: 0.22 g (typ.)

### **Package Dimensions**



Weight: 0.22 g (typ.)

## Package Dimensions (Note)




Note: This package is not available in Japan.

Weight: 0.46 g (typ.)

## Package Dimensions

TSSOP20-P-0044-0.65A

Unit: mm



Weight: 0.08 g (typ.)

Note: Lead (Pb)-Free Packages SOP20-P-300-1.27A TSSOP20-P-0044-0.65A

#### **RESTRICTIONS ON PRODUCT USE**

060116EBA

- The information contained herein is subject to change without notice. 021023\_D
- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.
  In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability

The TOSHIBA products listed in this document are intended for usage in general electronics applications

- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk. 021023\_B
- The products described in this document shall not be used or embedded to any downstream products of which manufacture, use and/or sale are prohibited under any applicable laws and regulations. 060106\_Q
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of TOSHIBA or others. 021023\_C
- The products described in this document are subject to the foreign exchange and foreign trade laws. 021023\_E