TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic

TC9316F,TC9316FA,TC9316FB

DTS Micro Controller Containing PLL, LCD Driver (DTS-11)

TC9316F/FA/FB are a 4 bit CMOS microcontroller for digital tuning system capable of making 3 V low voltage operation, and containing PLL circuit, LCD driver.


CPU has 4 bit parallel addition and substruction (AI/SI instructions, etc.), logical operation (OR and AN instructions, etc.), plural bit judge, comparison instructions (TM, SL instructions, etc.) and time base function.

The package is 60 pin mini-flat type (TC9316F), 64 pin mini-flat type (TC9316FA, TC9316FB) and has abundant I/O ports and exclusive key-input ports controlled by the powerful input/output instructions (IO, KEY instructions), besides containing PLL circuit.

By combining with the prescaler TD6134AF or TD7101F or TD7103F, it permits the configuration of DTS that receives FM/AM and TV (VHF) bands.

Features

- 4 bit micro controller for digital tuning system use
- It is operated with 3 V single power supply. (VDD = $1.8 \sim 3.6$ V)
- Back-up of data memory (RAM) and each port are easily made. (by INH terminal)
- Built-in LCD driver (1/3 duty, 1/2 bias driving, driving frequency: 52 Hz), and boosting circuit for display
- Program memory (ROM): 16 bit × 2048 steps
- Data memory (RAM): 4 bit × 128 words
- Powerful instruction set of 65 kinds. (all single word instruction)
- Instruction executing time 80 µs. (75 kHz crystal connection)
- Abundant addition and substruction instructions. (addition instructions 12 kinds, substraction instructions 12 kinds)
- Powerful compound judge instructions. (TMTR, TMFR, TMT, TMF, TMTN, TMFN instructions)
- Data transfer in same low address is possible.
- Indirect transfer of register is possible. (MVRD, MVRS, MVGD, MVGS instructions)
- 16 powerful general registers. (arranged in RAM)
- Stack level: 1 level
- Program memory (ROM) has no conception of page, field, and JUMP and CAL instruction can be freely made among 2048 steps.
- At the FM or TV band, swallow counter is composed by combining with prescaler TD6134AF or TD7103F, and is able to receive TV VHF band. At the AM or FM band, swallow counter is composed by combining with prescaler TD7101F, and is able to receive SW, AM, FM band.
- It is possible to freely refer to the content, 16 bits, of optional address within 1024 steps in program memory (ROM). (DAL instruction)
- Independent frequency input terminal at FM and AM (FM $_{\rm IN}$, AM $_{\rm IN}$), and two phase-comparator outputs. (DO1, DO2)
- 7 kinds of reference frequency can be selected with program.



Weight QFP60-P-1414-0.80E: 0.85 g (typ.) LQFP64-P-1010-0.50: 0.32 g (typ.) QFP64-P-1212-0.65: 0.45 g (typ.)


- Powerful input/output instructions, (IO, KEY instructions)
- Exclusive input port (K0~K3) for key input use and abundant 23 exclusive LCD driving terminals.
- Abundant 15 I/O ports (ports for which input and output can be assigned for each bit: 8, exclusive output ports:
 7)

IFIN port and DO1 port are able to use IN port (exclusive input port) and OT2 port (exclusive output port) by changing instruction.


- 3 kinds of back-up mode (only CPU operating, crystal oscillation and clock stop) are possible by instructions.
- 2 Hz timer F/F and 10 Hz interval pulse output are contained. (internal port for time base use)
- Locked condition of PLL can be detected.
- Universal-type IF counter is built in.
- 8 output ports in LCD segment ports (S13~S20) are able to use as key return timing output ports. Exclusive output ports are not only use key return timing output ports but use the others.
- 16 bit universal-type IF counter is built in, it is able to detect the auto stop signal at auto-tuning mode with counting intermediate frequency of each band.
- Built-in 3 V voltage regulation circuit for driving LCD.

Pin Assignment (top view)

(TC9316F)



Block Diagram



Pin Function

(data in parenthesises are for TC9316FA, TC9316FB)

Pin No.	Symbol	Pin Name	Explanation of Function and Operation	Remarks
58 (61)	COM1		This is a common signal output terminal to LCD.	VDD
59 (62)	COM2	LCD Common Output	Indication of maximum 60 segments is possible with matrix made with S1~S20. To this terminal, three value levels of V _{DD} , V _{FF} ,	
60 (63)	СОМЗ		V_{LCD} are output with 3.2 ms interval and 52 Hz cycle.	
1~12	S1~S12	LCD Segment Output	This is a segment signal output terminal to LCD. Indication of maximum 60 segments is possible with matrix made with COM1, COM2 and COM3. The data for these terminals are output by the execution of SEG instruction and MARK instruction.	VDD
13~20 (13~15 (17~21)	S13/KR7~ S20/KR0	LCD Segment Output/Key Return Output	S13/KR7~S20/KR0 are able to output LCD segment signal and Key Return Timing signal at same time by program. Maximum 32 (= 8×4) Key input be able to combine with matrix made with Key input ports K0~K3 without the other output port.	
21, 22 24, 25 (22, 23 25, 26)	К0~КЗ	Key Input Port	This is a 4 bit input port for key matrix input. It is able to input data of maximum total 56 key, maximum 24 key (= 6×4) with matrix made with Key Return Timing output port, besides maximum 32 key (8×4) with matrix made with LCD Segment Output S13/KR7~S20/KR0. All these terminals are built in pull down resistances.	
26~29 (27~30)	Т0~Т3	General Purpose /Key Return Timing	This is a 6 bit output port for General Purpose/Key Return Timing output. Besides use for general purpose output port, it is able to output the timing signal for key matrix by	
30, 31 (31, 33)	OT0, OT1	Output Port	program. For making the key matrix, it is built in load resistance at N-ch FET side, useless the diode when uses Push key.	
32~35 (34~37)	P1-0~P1-3	I/O Port	This is a 8 bit general purpose I/O Port. It is possible to assign input and output for each	VDD VDD
36 (38)	P2-0/BUZR	I/O Port/Buzzer Pulse Output Port	P2-0 is able to use as the beep sound pulse output port by program.	
37~39 (34~41)	P2-1~P2-3	I/O Port	It is able to output 3 kinds of the beep sound pulse signal by program.	

TC9316F/FA/FB

Pin No.	Symbol	Pin Name	Explanation of Function and Operation	Remarks
40 (42)	MUTE	Muting Output Port	This is a 1 bit output port. This is usually used as muting control signal output.	
41 (43)	IF _{IN} /IN	lf Counter Input Port/Input Port	This is an If signal input terminal of 16 bit general purpose IF counter. This terminal has built-in amplifiers, and operates with C-connection and small amplitude. It is able to use as a 1 bit general purpose input port by program.	
42 (44)	DO1/OT2	Phase Comparator Output/Output port	This is a phase comparator output terminal of PLL. DO1 and DO2 are parallel outputs.	VDD T
43 (45)	DO2	Phase Comparator Output	Therefore, optimum filter constant can be set for each band of FM/AM. DO1 is able to use as a 1 bit general purpose output port by program.	
44 (46)	AMIN	AM Programmable Counter Input	This is a programmable counter input terminal at 12 bit direct frequency-divider mode. Usually the local oscillator signal at AM band is input to this terminal. This terminal has built-in amplifiers, and operated with C-connection and small amplitude.	
45 (47)	PSC	Prescaler Control Output	This is an output terminal which controls 1/15 or 1/16 frequency-dividing mode of two modulus prescaler. This output signal controls two frequency-dividing mode of external prescaler as using programmable counter for pluse-swallow counter. "H": 1/16, "L": 1/15	
46 (49)	FMIN	FM Programable Counter Input	This is an input terminal of programmable counter at 16 bit swallow-counter mode. This terminal is input the divided frequency output signal of external prescaler, and has built-in input amplifiers and operates with C-connection and small amplitude.	

TC9316F/FA/FB

	Symbol	Pin Name	Explanation of Function and Operation	Remarks
48 (51)	ĪNH	Inhibit Input	This is a signal input terminal for selecting radio mode. "H": radio ON, "L": radio OFF	↓ ↓ ↓
49 (52) T	TEST	Test Input		
50 (53)	$\overline{x_{T}}$	Crystal Oscillation	This is a connecting terminal of crystal resonator. Reference crystal of 75 kHz is connected.	
51 (54)	Χ _T	Terminal	During the execution of CKSTP instruction, oscillation is automatically stopped.	
52 (55)	ĪNĪ	Initializing Input	This is a system reset signal input terminal of the device. During \overline{INT} is at "L" level, reset is applied, and when it becomes "H" level, it is normal operation mode.	
54 (57) V	V _{LCD}	Voltage Double	These are voltage double boosting terminal for driving LCD.	
. ,	C1	Boosting Terminal	Boosting capacitors are connected to these	—
57	C2 C3	Reference Voltage Stabilizing Capacitor Connecting Terminal	terminals. (typ. 0.1 μ F~3.3 μ F) The stabilizing capacitor of Reference Voltage is connected to this terminal for LCD driving. (typ. 0.01 μ F~0.1 μ F)	
			Power supply voltage is applied.	

Explanation of Operation

CPU


CPU is composed of program counter, stack register, ALU, program memory, data memory, G-register, carry F/F and judging circuit.

1. Program Counter (PC)

Program Counter is a block to designate the address of program memory (ROM), and is composed of 11 bits binary up counter. This is cleared by system reset, and the program starts from zero address.

Usually, it's increment is made one by one everytime the one instruction is executed, but when JUMP instruction or CAL instruction is executed, the address designated at operand part of that instruction is loaded.

Further, when the instruction (AIS, SLT, TMT, RNS instructions, etc.) having skip function is executed, two increments of program counter is made if the result is the condition to be skipped, and the succeeding instruction is skipped.



2. Stack Register (STACK)

This is a register composed of 1×11 bits during the execution of subroutine call instruction, the value obtained by adding +1 to the content of program counter, namely return address, is housed. The content of stack register is loaded on the program counter by the execution of return instruction. (RN, RNS instructions)

This stack level is 1 level, and nesting is 1 level.

3. ALU

ALU has binary 4 bits parallel addition and subtraction, logical operation, comparison and plural bit judge functions.

This CPU has no accumulator, and all operations directly treat the contents of data memory.

4. Program Memory (ROM)

Program memory is composed of 16 bit \times 2048 steps and is the address of 000H~7FFH.

Program memory has no concept of page or field, so JUMP instruction and CAL instruction can be freely used among 2048 steps.

Further, it is possible to use optional address of program memory as data area, and its content, 16 bits, can be loaded to the data register by executing DAL instruction.

Note 1: Provide the data area at the address outside the program loop in the program memory.



Note 2: In DAL instruction, the address of program memory can be designated as the data area becomes 1024 steps of 000H~3FFH.


5. Data Memory (RAM)


Data memory is composed of 4 bit \times 128 words and used for storing data.

This 128 words are expressed with row address (3 bits) and column address (4 bits).

64 words (row address = 4H~7H) among the data memory are indirect addressing by G-register. For this reason, when carrying out data processing within this territory, it is necessary to designate row address by G-register beforehand Area of 00H~0FH address in data memory is called general register, and can be used only by designating column address (4 bits). These 16 general registers can be used for operation and transfer between data memories. Further, it can also be used as ordinary data memory.

- Note 3: The column address (4 bits) to designate general register becomes register number of the general register.
- Note 4: It is also possible to indirectly designate all of row address (= 0H~7H) by G-register.





6. G-Register (G-REG.)

G-register is a 3 bits register for addressing row address ($D_R = 4H \sim 7H$) of 64 words in data memory. Content of this register is effective during executing MVGD instruction, MVGS instruction, and is not related with the execution of other instructions.

This register is treated as one of the port, and its content is set by the execution of IO instruction among input and output instructions.

(refer to register port item 1)

7. Data Register (DATA REG.)

This is a register composed of 1×16 bits. In this register, 16 bits data of optional address among the program memory is loaded during executing of DAL instruction. This register is treated as one of the port, and when KEY instruction among input and output instruction is executed, it's content is read in the data memory in 4 bits unit.

(refer to register port item 2)

8. Carry F/F (C·F/F)

This is set when carry or borrow is produced as a result of executing operational instruction, and is reset when it is not produced. Content of carry F/F changes only when addition and subtraction instruction is executed, and does not change during the execution of other instructions.

9. Judging Circuit (J)

When a instruction with skip function is executed, this circuit judges it's skip condition. When skip condition is satisfied, this circuit makes two increments of program counter, and skips the succeeding instruction.

It is provided with 31 kinds of instructions having abundant skip function.

(refer to Item 11, explanation list of function and operation of instructions, * marked instruction)

10. List of Instructions Set

65 kinds of instruction set are included, all of which consisting of one word instruction. These instructions are expressed with 6 bits instruction code.

Higher Rar	nk 2 Bits		00		01		10		11
Lower Rank 4 Bits			0		1		2		3
0000	0	AI	M, I	AD	r, M	LD	r, M	SLTI	M, I
0001	1	AIS	M, I	ADS	r, M	ST	M, r	SGEI	M, I
0010	2	AIN	M, I	ADN	r, M	MVRD	r, M	SEQI	M, I
0011	3	SI	M, I	SU	r, M	MVRS	M, r	SNEI	M, I
0100	4	SIS	M, I	SUS	r, M	MVSR	M ₁ , M ₂	SLT	r, M
0101	5	SIN	M, I	SUN	r, M	MVIM	M, I	SGE	r, M
0110	6	CAL ADI	. חר	ORR	r, M	MVGD	r, M	SEQ	r, M
0111	7			ANDR	r, M	MVGS	M, r	SNE	r, M
1000	8	AIC	M, I	AC	r, M	PLL	M, C	TMTR	r, M
1001	9	AICS	M, I	ACS	r, M	SEG	M, C	TMFR	r, M
1010	А	AICN	M, I	ACN	r, M	MARK	M, C	TMT	M, N
1011	В	SIB	M, I	SB	r, M	Ю	M, C	TMF	M, N
1100	С	SIBS	M, I	SBS	r, M	KEY	M, C	TMTN	M, N
1101	D	SIBN	M, I	SBN	r, M	WAIT	Р	TMFN	M, N
1110	Е			ORIM	M, I	XORIM	M, I	DAL AD	DR ₂ , r
1111	F	JUMP A	DDR ₁	ANIM	M, I	XORR	r, M	RN, RN NOOP	S, CKSTP,

11. Explanation List of Function and Operation of Instructions (explanation of symbols)

M: Data memory address Normally, one of $00H \sim 3FH$ address of data memory. r: General register One of 00H~0FH address of data memory. PC: Program counter (11 bit) STACK: Stack register (11 bit) G: G-register (3 bit) DATA: Data register (16 bit) I: Immediate data (4 bit) N: Bit position (4 bit) C: Code No. of port (4 bit) CN: Lower rank 3 bit of port code No. RN: General register No. (4 bit) ADDR1: Program memory address in page 0 or 1 (10 bit) ADDR2: Higher rank 6 bit of program memory address in page 0 Ca: Carry b: Borrow PLL: Port treated during the execution of PLL instruction SEG: Port treated during the execution of SEG instruction MARK: Port treated during the execution of MARK instruction IO: Port treated during the execution of IO instruction KEY: Port treated during the execution of KEY instruction (): Register or data memory content] C: Content of port indicated by code No. C (4 bit) ſ]: Content of data memory indicated by the content of register or data memory ſ] p: Content of program memory (16 bit) IC: Instruction code (6 bit) *: Instruction having skip function D_C: Data memory column address (4 bit) DR: Data memory row address (2 bit)

P: Wait condition select bit at WAIT instruction

Note 6: Address 000H~3FFH of program memory address: Page 0 area

Address 400H~7FFH of program memory address: Page 1 area

TC9316F/FA/FB

Gr.			p tion			Ма	ichine Lan	guage (16 l	bit)
Inst.	Mne	monic	Skip Function	Explanation of Function	Explanation of Operation	IC (6 bit)	A (2 bit)	B (4 bit)	C (4 bit)
	AI	M, I		Add immediate data to memory	M ← (M) + I	000000	D _R	D _C	I
	AIS	M, I	*	Add immediate data to memory, then skip if carry	M ← (M) + I Skip if carry	000001	D _R	D _C	I
	AIN	M, I	*	Add immediate data to memory, then skip if not carry	$M \leftarrow (M) + I$ Skip if not carry	000010	D _R	D _C	I
	AIC	M, I		Add immediate data to memory with carry	M ← (M) + I + ca	001000	D _R	D _C	I
NO	AICS	M, I	*	Add immediate data to memory with carry, then skip if carry	M ← (M) + I + ca Skip if carry	001001	D _R	D _C	I
ADDITION INSTRUCTION	AICN	M, I	*	Add immediate data to memory with carry, then skip if not carry	$M \leftarrow (M) + I + ca$ Skip if not carry	001010	D _R	D _C	I
NI NOI	AD	r, M		Add memory to general register	$r \leftarrow (r) + (M)$	010000	D _R	D _C	R _N
ADDIT	ADS	r, M	*	Add memory to general register, then skip if carry	$r \leftarrow (r) + (M)$ Skip if carry	010001	D _R	D _C	R _N
	ADN	r, M	*	Add memory to general register, then skip if not carry	$r \leftarrow (r) + (M)$ Skip if not carry	010010	D _R	D _C	R _N
	AC	r, M		Add memory to general register with carry	$r \leftarrow (r) + (M) + ca$	011000	D _R	D _C	R _N
	ACS	r, M	*	Add memory to general register with carry, then skip if carry	r ← (r) + (M) + ca Skip if carry	011001	D _R	D _C	R _N
	ACN	r, M	*	Add memory to general register with carry, then skip if not carry	$r \leftarrow (r) + (M) + ca$ Skip if not carry	011010	D _R	D _C	R _N

TC9316F/FA/FB

Gr.			ip tion	Fundamentian of Fundation	Fundamentian of Organitian		chine Lan	guage (16 l	,
Inst.	Mnem	IONIC	Skip Function	Explanation of Function	Explanation of Operation	IC (6 bit)	A (2 bit)	B (4 bit)	C (4 bit)
	SI	M, I		Subtract immediate data from memory	M ← (M) – I	000011	D _R	D _C	I
	SIS	M, I	*	Subtract immediate data from memory, then skip if borrow	M ← (M) – I Skip if borrow	000100	D _R	D _C	I
	SIN	M, I	*	Subtract immediate data from memory, then skip if not borrow	M ← (M) – I Skip if not borrow	000101	D _R	D _C	Ι
	SIB	M, I		Subtract immediate data from memory, with borrow	M ← (M) – I – b	001011	D _R	D _C	I
NOI	SIBS	M, I	*	Subtract immediate data from memory with borrow, then skip if borrow	M ← (M) – I – b Skip if borrow	001100	D _R	D _C	Ι
SUBTRACTION INSTRUCTION	SIBN	M, I	*	Subtract immediate data from memory with borrow, then skip if not borrow	$M \leftarrow (M) - I - b$ Skip if not borrow	001101	D _R	D _C	I
CTION	SU	r, M		Subtract memory from general register	$r \leftarrow (r) - (M)$	010011	D _R	D _C	R _N
SUBTRA	SUS	r, M	*	Subtract memory from general register, then skip if borrow	$r \leftarrow (r) - (M)$ Skip if borrow	010100	D _R	D _C	R _N
	SUN	r, M	*	Subtract memory from general register, then skip if not borrow	$r \leftarrow (r) - (M)$ Skip if not borrow	010101	D _R	D _C	R _N
	SB	r, M		Subtract memory from general register with borrow	r ← (r) – (M) – b	011011	D _R	D _C	R _N
	SBS	r, M	*	Subtract memory from general register with borrow, then skip if borrow	$r \leftarrow (r) - (M) - b$ Skip if borrow	011100	D _R	D _C	R _N
	SBN	r, M	*	Subtract memory from general register with borrow, then skip if not borrow	$r \leftarrow (r) - (M) - b$ Skip if not borrow	011101	D _R	D _C	R _N
	SLTI	M, I	*	Skip if memory is less than immediate data	Skip if (M) < I	110000	D _R	D _C	Ι
z	SGEI	M, I	*	Skip if memory is greater than or equal to immediate data	Skip if (M) ≧ I	110001	D _R	D _C	I
UCTIO	SEQI	M, I	*	Skip if memory is equal to immediate data	Skip if (M) = I	110010	D _R	D _C	I
INSTRI	SNEI	M, I	*	Skip if memory is not equal to immediate data	Skip if (M) ≠ I	110011	D _R	D _C	I
RISON	SLT	r, M	*	Skip if general register is less than memory	Skip if (r) < (M)	110100	D _R	D _C	R _N
COMPARISON INSTRUCTION	SGE	r, M	*	Skip if general register is greater than or equal to memory	Skip if (r) \ge (M)	110101	D _R	D _C	R _N
	SEQ	r, M	*	Skip if general register is equal to memory	Skip if (r) = (M)	110110	D _R	D _C	R _N
	SNE	r, M	*	Skip if general register is not equal to memory	Skip if (r) ≠ (M)	110111	D _R	D _C	R _N

Gr.	Minore		ip ttion	European of Europien	Evaluation of Operation		chine Lang	guage (16	bit)	
Inst.	Mnem	IONIC	Skip Function	Explanation of Function	Explanation of Operation	IC (6 bit)	A (2 bit)	B (4 bit)	(4	C 4 bit)
	LD	r, M		Load memory to general register	r ← (M)	100000	D _R	D _C		R _N
	ST	M, r		Store general register to memory	M ← (r)	100001	D _R	D _C		R _N
N	MVRD	r, M		Move memory to destination memory referring to general register in the same row	[D _R , (r)] ← (M)	100010	D _R	D _C		R _N
TRANSFER INSTRUCTION	MVRS	M, r		Move source memory referring to general register to memory in the same row	M ← [D _R , (r)]	100011	D _R	D _C		R _N
SFER II	MVSR	M1, M2		Move memory to memory in the same row	$(D_R,D_C1) \gets (D_R,D_C2)$	100100	D _R	D _{C1}	[D _{C2}
TRANS	MVIM	M, I		Move immediate data to memory	M ← I	100101	D _R	D _C		I
	MVGD	r, M		Move memory to destination memory referring to G-register and general register	[(G), (r)] ← (M)	100110	D _R	D _C		R _N
	MVGS	M, r		Move source memory referring to G-register and general register to memory	M ← [(G), (r)]	100111	D _R	D _C		R _N
	PLL	M, C		Input PLL port data to memory	$M \leftarrow [PLL]_C$	101000	D _R	D _C	0	C _N
z	FLL	IVI, C		Output contents of memory to PLL port	[PLL] _C ← (M)	101000	D _R	D _C	1	C _N
UCTIO	SEG	M, C		Output contents of memory to SEG port	$[SEG]_C \leftarrow (M)$	101001	D _R	D _C	1	C _N
INSTR	MARK	M, C		Input MARK port data to memory	$M \leftarrow [MARK]_C$	101010	D _R	D _C	0	C _N
OUTPUT INSTRUCTION	WARK	IVI, C		Output contents of memory to MARK port	[MARK] _C ← (M)	101010	D _R	D _C	1	C _N
	10	M, C		Input IO port data to memory	M ← [IO] _C	101011	D _R	D _C	0	C _N
INPUT AND	10	IVI, C		Output contents of memory to IO port	[IO] _C ← (M)	101011	D _R	D _C	1	C _N
2	KEY	M, C		Input KEY port data to memory	M ← [KEY] _C	101100	D _R	D _C	0	C _N
		W, O		Output contents of memory to KEY port	$[KEY]_C \leftarrow (M)$	101100	D _R	D _C	1	C _N
NO	ORR	r, M		Logical OR of general register and memory	$r \leftarrow (r) \lor (M)$	010110	D _R	D _C		R _N
RUCTI	ANDR	r, M		Logical AND of general register and memory	$r \leftarrow (r) \land (M)$	010111	D _R	D _C		R _N
N INST	ORIM	M, I		Logical OR of memory and immediate data	$M \leftarrow (M) \lor I$	011110	D _R	D _C		Ι
RATIO	ANIM	M, I		Logical AND of memory and immediate data	$M \leftarrow (M) \land I$	011111	D _R	D _C		Ι
LOGICAL OPERATION INSTRUCTION	XORIM	M, I		Logical exclusive OR of memory and immediate data	$M \leftarrow (M) \oplus I$	101110	D _R	D _C		Ι
LOGI	XORR	r, M		Logical exclusive OR of general register and memory	$r \leftarrow (r) \oplus (M)$	101111	D _R	D _C		I

TC9316F/FA/FB

Gr.			p tion			Ма	ichine Lan	guage (16 l	oit)
Inst.	Mnemo	onic	Skip Function	Explanation of Function	Explanation of Operation	IC (6 bit)	A (2 bit)	B (4 bit)	C (4 bit)
	TMTR	r, M	*	Test general register bits by memory bits, then skip if all bits specified are true	Skip if r [N (M)] = all "1"	111000	D _R	D _C	R _N
CTION	TMFR	r, M	*	Test general register bits by memory bits, then skip if all bits specified are false	Skip if r [N (M)] = all "0"	111001	D _R	D _C	R _N
BIT JUDGE INSTRUCTION	TMT	M, N	*	Test memory bits, then skip if all bits specified are true	Skip if M (N) = all "1"	111010	D _R	D _C	Ν
IT JUDGE	TMF	M, N	*	Test memory bits, then skip if all bits specified are false	Skip if M (N) = all "0"	111011	D _R	D _C	Ν
B	TMTN	M, N	*	Test memory bits, then not skip if all bits specified are true	Skip if M (N) = not all "1"	111100	D _R	D _C	Ν
	TMFN	M, N	*	Test memory bits, then not skip if all bits specified are false	Skip if M (N) = not all "0"	111101	D _R	D _C	Ν
шZ	CALL ADDF	D.		Call subroutine in page 0	STACK \leftarrow (PC) + 1 and PC \leftarrow ADDR ₁ in page 0	000110	٨٢	DDR ₁ (10 b	.;+)
CTIO		^ 1		Call subroutine in page 1	or 1	000111	AL		<i>(</i> ()
SUBROUTINE INSTRUCTION	RN			Return to main routine	$PC \leftarrow (STACK)$	111111	00	_	
SUI	RNS		*	Return to main routine and skip unconditionally	$PC \leftarrow (STACK) \text{ and skip}$	111111	01	_	—
JUMP INST.	JUMP ADD	D,		Jump to the address specified in page 0	$PC \leftarrow ADDR_1$ in page 0	001110	ΔΓ	DDR1 (10 b	sit)
ΠÑ		Υ.		Jump to the address specified in page 1	or 1	001111			<i>(</i> ()
z				At $P = "0"$ H, the condition is CPU waiting (soft wait mode)				_	—
ISTRUCTION	WAIT	Ρ		At P = "1" H, except for clock generator, all function is waiting (hard wait mode)	Wait at condition P	101101	Ρ		—
OTHER INSTI	DAL ADDR2	<u>2</u> , r		Load program memory in page 0 to DATA register	$DATA \leftarrow [ADDR_2 + (r)]_P$ in page 0	111110	ADDR ₂	2 (6 bit)	R _N
OT	CKSTP Clock generator stop		Clock generator stop	Stop clock generator if $\overline{\text{INH}} = \text{``0''}$	111111	10			
	NOOP			No operation		111111	11		

Note 7: During the execution of input and output instruction, control of input/output instruction is automatically carried out at the most significant bit in code No. (C) of port.


- MSB = "1" of code No. (C): Output instruction
- MSB = "0" of code No. (C): Input instruction
- Note 8: In the TC9316F, TC9316FA, TC9316FB, only the SEG instruction is carried out output instruction in spite of Code No. (C) of MSB.
- Note 9: Among 10 bits of the program memory address assigned by DAL instruction, the lower rank of 4 bits become indirect addressing based on the content of general register.

DAL instruction executing time is 160 $\mu\text{s}.$

Connection of Crystal Resonator

Connect 75 kHz crystal resonator with the crystal oscillator terminals (X_T, $\overline{X_T}$ terminal) of the device as shown below. This oscillation signal is supplied to clock generator and reference frequency divider, and produced each timing signal of CPU and reference frequency signal.

Adjust the crystal oscillation frequency while monitoring LCD segment output terminal.



X'tal = 75 kHz $C_L = 30 \text{ pF typ.}$

Note 10: In TC9316FA, TC9316FB, $\overline{X_T}$ = pin 53, X_T = pin 54.

Note 11: Use crystal resonator of low CI value and satisfactory starting characteristics.

System Reset

System reset is applied to the device when "L" level is given to $\overline{\text{INI}}$ terminal, or when the voltage, $0 \text{ V} \rightarrow 1.8 \text{ V} \sim 3.6 \text{ V}$ is supplied to V_{DD} terminal (power on reset).

After the lapse of 100 ms stand-by time succeeding to the system reset, program starts from zero address. As power on reset function is employed usually, \overline{INI} terminal is fixed at "H" level.

- Note 12: During the system reset time and the succeeding stand-by time, LCD common output and segment output are fixed at "L" level.
- Note 13: After system reset, all of I/O ports are set at input mode, but initialization of output port and internal port (G-register, etc.) is not carried out. Especially, at the initial power on stage, content of these ports is indefinite, and therefore it is necessary to make initialization with program according to your use.

Back Up Mode

If CKSTP instruction or WAIT instruction is executed when $\overline{\text{INH}}$ terminal is at "L" level, it can select for the three kinds of back up mode.

1. Clock Stop Mode

If CKSTP instruction is executed when $\overline{\text{INH}}$ terminal is at "L" level, clock generator and CPU internal of the device stop operation completely, and memory back up state can be realized at low current consumption (1 μ A max at VDD = 3 V).


At this time, LCD display driver terminals and output ports are all fixed at "L" level or off condition. During this clock stop mode, supply voltage can be reduced down to 1.2 V and used for exchange of battery. So this mode is available when the battery is changed in the radio set.

In clock stop mode, program stops at the execution address of CKSTP instruction.

The clock stop mode is released at \overline{INH} = "H" level or changing the input condition of I/O port

(IO0~IO3) set at input mode, and the next address is executed after the lapse of stand-by time of 100 ms.

- Note 14: In the clock stop mode, the condition of output terminal is all fixed at "L" level or off but output port holds on the data just before clock stop mode.
- Note 15: When CKSTP instruction is executed during $\overline{INH} = "H"$ level, the same operation as NOOP instruction is made (clock stop mode is not entered).



Note 16: In TC9316FA, TC9316FB change pin No. changes as below.

Example of the Memory Back Up Circuit Using Capacitor at Clock Stop Mode

2. Waiting Mode

If WAIT instruction is executed when $\overline{\text{INH}}$ terminal is at "L" level, it can select the hardware waiting mode or the software waiting mode.

(1) Software waiting mode

If WAIT instruction is executed at designated operand port [P = 0H], only CPU internal of the device stop operation, and software waiting mode can be realized at low current consumption. Since the other part of clock generator and display circuit operate normally, at the time of using the program of clock function, the software waiting mode is effective to realize at low current consumption during the clock operation.

(2) Hardware waiting mode

If WAIT instruction is executed at designated operand part [P = 1H], all the function without crystal oscillator are stopped and hardware waiting mode can be realized at lower current consumption than software waiting mode (under 100 μ A at V_{DD} = 3.0 V). At this time, CPU and display circuit stop operation, output terminal for LCD display is fixed at "L" level automatically.

In these waiting mode, program stops at the execution address of WAIT instruction, and waiting is released in following condition, so next address is executed.

- (3) Released condition of waiting mode
 - Changing to $\overline{INH} = "H"$ level
 - Key input terminal (K0~K3) is set at "H" level.
 - 2 Hz timer F/F is set at "1".
 - Changing the input condition of I/O port (IO0~IO3) set at input mode
 - MUTE port is set at "1".

Note 17: In waiting mode, each of output terminal is held on the condition just before waiting mode.

TC9316F/FA/FB

TOSHIBA

I/O Map

	I/O Port		PLL	. (\$1)			SEG	6 (¢2)			MAR	K (¢3)			10	(φ4)				KEY (¢5)	
Code N	10.	Y1	Y2	Y4	Y8	Y1	Y2	Y4	Y8	Y1	Y2	Y4	Y8	Y1	Y2	Y4	Y8	Y1	Y2	Y4	Y8
	0						S1		*	KEY	RETURN	DATA (KF	RO, TO)	MUTE	0	0	0			_	
	0					COM1	COM2	COM3		K0	K1	K2	K3	MOTE	0	0	0				
	1		IF COU	UNTER			S2		*	KEY	RETURN	DATA (KF	R1, T1)		I/O P0	ORT-1		KEY	RETURN	DIGIT No.	SCAN BUSY
		F0	F1	F2	F3	COM1	COM2	COM3		K0	K1	K2	K3	P1-0	P1-1	P1-2	P1-3	SCAN1	SCAN2	SCAN3	00/11/2001
	2		IF COU	UNTER	-		S3		*	KEY	RETURN	DATA (KF	R2, T2)		I/O PO	ORT-2				KEY INPUT	
_	_	F4	F5	F6	F7	COM1	COM2	COM3		K0	K1	K2	K3	P2-0	P2-1	P2-2	P2-3	k ₀	k ₁	k ₂	k ₃
T (K)	3		IF COU	UNTER			S4		*	KEY	RETURN	DATA (KF	R3, T3)								
INPUT PORT (K)		F8	F9	F10	F11	COM1	COM2	COM3		K0	K1	K2	K3								
UTF	4		1	F	I		S5		*	KEY R	ETURN D	DATA (KR	4, OT0)	INH	0	0	0		DA	TA REGISTER	
NP		F12	F13	F14	F15	COM1	COM2	COM3		K0	K1	K2	K3		-	-	-	D ₀	D ₁	D ₂	D3
	5			UNTER	1		S6	r	*		ETURN D			2 Hz F/F	10 Hz	KEY ON	0		DA	TA REGISTER	1
		BUSY	MANUAL	OVFLOW	0	COM1	COM2	COM3		K0	K1	K2	K3					D ₄	D ₅	D ₆	D ₇
	6	UNLOCK DETECTION	TEST ENABLE	IN	0		S7		*		(RETURI		-							TA REGISTER	1
		DETECTION	ENABLE			COM1	COM2	COM3		K0	K1	K2	K3					D ₈	D9	D ₁₀	D ₁₁
	7						S8		*		(RETURI		,							TA REGISTER	1
				_		COM1		COM3		K0	K1	K2	K3					D ₁₂	D ₁₃	D ₁₄	D ₁₅
	8		REF SELECT		FM		S9		*		S17		*	MUTE	*	*	*		AUTE COI		BUZR CONTROL
		#0	#1	#2		COM1	COM2	СОМЗ		COM1	COM2	COM3			1/0 0			ĪNH	I/O	POL	
	9			BLE COUNTER	1	0014	S10	00140	*	0014	S18	00140	*	54.0		DRT-1	54.0	54.0		DRT-1 CONTRO	1
		P0	P1	P2	P3	COM1		COM3		COM1	COM2	COM3		P1-0	P1-1	P1-2	P1-3	P1-0	P1-1	P1-2	P1-3
(L)	А	P4	PROGRAMMA	BLE COUNTER P6	P7	COM1	S11	COM3	*	COM1	S19 COM2	COM3	*	P2-0	P2-1	DRT-2 P2-2	P2-3	P2-0	P2-1	P2-2	P2-3
DRT				BLE COUNTER		COIVIT	S12	COIVIS		COIVIT	S20	COIVIS		P2-0	BUZR C		F2-3	F2-0		ETURN CONTR	. = +
ОИТРИТ РОКТ (L)	В	 P8	P9	P10	P11	COM1	COM2	COM3	*	COM1	COM2	COM3	*	#0	#1	#2	#3	#0	#1	PULL-DOWN	ENABLE
JTPL		-		BLE COUNTER		CONT	S13	001013			CONIZ	001013		-	G-RESISTER		#0	-		RETURN CON	
о	С	P12	P13	P14	P15	COM1	-	COM3	*	DISP OFF		*		#0	#1	#2	*	#0	#1	#2	ENABLE
				R CONTROL			S14				<u> </u>			2 Hz	CLOCK					KEY RETURN	
	D	STA/STP	MANUAL	#0	#1	COM1		COM3	*		_		_	RESET	RESET	*	*	#0	#1	#2	ENABLE
	<u> </u>	UNLOCK	IN				S15			<u> </u>	_			0	GENERAL O	JTPUT POR	г Г	<u> </u>		1	I
	E	RESET	CONTROL	*	*	COM1		COM3	*		_			то	T1	T2	Т3	1			
	-						S16			\sim	/			GENEF	RAL OUTPU	PORT	OT2		TES	Г	*
	F					COM1	COM2	00140	*			OT0	OT1	OT2	CONTROL	#0	#1	#2	*		

Note 18: Only the SEG instruction is carried out OUTPUT instruction in spite of code No. (C).


I/O Map

All ports in the device are expressed by matrix of five input and output instruction (PLL instruction, SEG instruction, MARK instruction, IO instruction, KEY instruction) and 4 bits of code No.C.

Assignment of these ports is indicated previously as I/O map. In the I/O map, port names treated in the execution of each input and output instruction are assigned horizontally, while code No. of port are assigned vertically. G-register and data register are also treated as port.

Basically, the data is treated at each port as 4 bits unit, and code No. (C) = $0H\sim7H$ are assigned to input port, while code No. (C) = $8H\simFH$ are assigned to output port.

- Note 19: The port indicated with oblique line on I/O map is a port not existing in the device. In the execution of output instruction, when data is output to the non-existing output port, no effect is given to the content of other port or data memory. When non-existing input port is designated during the execution of input instruction, the content read into the data memory becomes indefinite.
- Note 20: Among the output ports on I/O map, * marked port is unused port. The data output here becomes "don't care".
- Note 21: Regarding the content of port expressed in 4 bits, Y1 corresponds to the least significant of the data of data memory, and Y8 to the most significant bit. Data of each port is all treated with positive logic.
- Note 22: Each port assigned by five input and output instruction and code No. C is coded as follows:




Programmable Counter

 $\label{eq:programmable} Programmable \ counter \ block \ is \ composed \ of \ external \ two \ modulus \ prescaler \ TD6134AF, \ 4 \ bits \ + \ 12 \ bits \ programmable \ binary \ counter, \ and \ PLL \ output \ ports \ to \ control \ them.$

1. PLL Output Port (φL10~φL14)

The exclusive PLL port is used to control the division number and the dividing mode and made access by PLL output instruction designated operand part $[C_N = 0 \sim 4]$.

(1) Structure of PLL port



(2) Setting of dividing mode


Pulse swallow mode or direct dividing mode are selected by FM port. In AM band, it selects the direct dividing mode. In SW, FM, VHF or TV band, it selects pulse swallow mode combined with external two modulus prescaler, TD6134AF, TD7101F, TD7103F.

FM	Dividing Mode	Example of Reception Band	Operating Frequency Range	Input Terminal	Division Number	Prescaler
0	Direct diving mode	MW/LW	0.2~5.0 MHz	AM _{IN}	n	—
	(1/15 or 1/16) Pulse swallow mode	SW	(Note 23) 1.5~35 MHz		n	TD7101F
1	1/4 (1/15 or 1/16) Pulse swallow mode	FM	(Note 23) 50~150 MHz	FM _{IN}	4∙n	TD6134AF TD7101F TD7103F
	1/8 (1/15 or 1/16) Pulse swallow mode	VHF/TV	(Note 23) 50~250 MHz		8•n	TD6134F TD7103F

Note 23: This shows the input frequency range to TD6134AF, TD7101F, TD7103F.

Note 24: "n" shows the programmed division number.

- (3) Setting of frequency division number Division number of programmable counter is set on P0~P15 ports with binary.
 - Pulse-swallow mode (16 bit)



Note 25: Frequency division number setting range (pulse swallow mode)

n = 210H~FFFFH (528~65535)

• Direct dividing mode (12 bit)



Note 26: Frequency division number setting range (direct dividing mode)

n = 10H~FFFH (16~4095)

Note 27: As the programmable counter is not provided with dividing offset, the programmable number becomes the actual frequency division number.

However, in the case of FM band, the actual frequency division number becomes four times of programmed value, and in VHF/TV band, the actual frequency division number becomes eight times of programmed value in combination with prescaler TD6134AF, TD7101F and TD7103F.

- Note 28: In case of direct dividing mode, P0~P3 port (ϕ L11) data becomes unrelated and P4 port becomes LSB.
- Note 29: Frequency division number is entirely renewed at the time of data setting of MSB port (\phiL14).

So this prevents wrong influence from giving to the lock up time.


For this reason, the data of MSB port (ϕ L14) must be set at the end of division number. Even when the data setting is considered unnecessary (when the data is same as the previous one), the data setting of MSB port (ϕ L41) must be executed.

2. Circuit Construction of External Prescaler and Programmable Counter

(1) Circuit construction of pulse swallow dividing mode


The circuit is composed of $(1/4 \text{ or } 1/8 \times 1/15, 1/16)$ 2-modulous prescaler TD6134AF, TD7101F, TD7103F and swallow counter of 4 bits and binary programmable counter of 12 bits. In the case of FM band, it selects 1/4 divider to the front stage of 2-modulous prescaler, and in VHF/TV band, it selects 1/8 divider to the front stage of 2-modulous prescaler.

The block diagram including prescaler is shown as follows.



(2) Circuit construction of direct dividing mode

In this case, it is unnecessary to use the external prescaler, 12 bits programmable counter is only used.



Note 30: Both FM_{IN} and AM_{IN} have built-in amplifiers, and the small amplitude operation is possible through the capacitor coupling.

Note 31: In TC9316FA, TC9316FB, the pin No. changes as below.

 $\begin{array}{l} 44 \rightarrow 46 \\ 45 \rightarrow 47 \\ 46 \rightarrow 49 \end{array}$


Reference Frequency Divider

This block divides oscillating frequency of external 75 kHz crystal, and produces seven kinds of PLL reference signal, 1 kHz, 3 kHz, 3.125 kHz, 5 kHz, 6.25 kHz, 12.5 kHz, 25 kHz. Selection of reference signal is carried out with the data of REF select port.

The selected signal is supplied to the phase comparator as the reference frequency.

1. REF Select Port (φL10)

This is an internal port to select seven kinds of reference frequency signal. Normally, this port is made access by PLL instruction designated the operand part $[C_N = 0]$ (ϕ L10).




	REF. output code table										
	#2	#1	#0	\backslash	REFERENCE FREQUENCY						
_	0	0	0	0	1kHz						
	0	0	1	1	3kHz						
	0	1	0	2	3.125kHz						
	0	1	1	3	5kHz						
	1	0	0	4	6.25kHz						
	1	0	1	5	12.5kHz						
	1	1	0	6	25kHz						
	1	1	1	7	REF. output is stopped						


Phase Comparator


The phase comparator outputs the error amount comparing the phase difference between the reference frequency signal supplied from the reference frequency divider and the programmable counter dividing output. VCO is controlled through low-pass filter so that the frequencies and the phase-difference of these two signals may coincide.

Since two tri-state buffer DO1 and DO2 terminals are parallel output from the phase comparator, the filter constant can be optimumly designed for each band of FM/VHF and AM.



Note 32: In TC9316FA, TC9316FB, the pin No. changes as below.





DO Output Timing Chart

Example of Active Low-Pass Filter Circuit (for reference)

DO output timing chart and example of active low-pass filter circuit structured by darlington connection of FET and transistor are shown in the above figures.

The filter circuit shown in the above figure is an example for reference, and the actual circuit should be investigated and designed conforming to the system band construction and the required characteristics.


Unlock Detection Bit (*\phiLK16*)


This is the bit for detecting the locked state of PLL system. When PLL system is unlocked state, namely, in the state in which the reference signal and the dividing frequency of programmable counter do not coincide, the pulse is output from the phase comparator to the unlock F/F with the cycle of the reference frequency.

By this pulse, the unlock F/F is set. At every time when the unlock-reset bit is set to "1" by PLL output instruction designated the operand part [$C_N = 6$], the unlock F/F is reset (ϕ L16).


After the unlock F/F is reset, the locked condition can be detected by access the unlock detection bit with PLL input instruction (ϕ K16). Since the pulse is input with the cycle of the reference frequency, after the unlock F/F is reset, it is necessary to make access the unlock detection bit after the time exceeding the cycle of the reference frequency. If the time is shorter than the cycle, the correct locked condition can not be detected.

So the test enable F/F is prepared. Every time when the unlock reset bit is set to "1", the test enable F/F is reset and set to "1" with the unlock detection timing. In short, it is able to detect the unlock condition correctly at "1" state of the test enable bit (ϕ K16).





DO1 terminal is able to general output (OT2) by setting general output port (ϕ L47).




General IF Counter


16 bits general IF counter is able to detect the auto-stop signal with counting intermediate frequency (IF) of FM or AM band at auto-tuning mode. The general IF counter is available for auto tuning function of IF counting type easily in combination with TA8132F, a AM/FM IF + MPX IC corresponding to DTS. IF counter block is composed of 16 bits binary counter and the port for IF counter control.

1. IF Counter Data Port (φK11~φK15)

This is the data input port for input the counted data of IF counter and operating condition. The data is read into data memory by PLL input instruction designated the operand part $[C_N = 1 \sim 5]$.



The counted data of IF counter is inputted with binary from the input port, F0~F15.




This is the input port for detecting operation condition of IF counter (ϕ K15).

In case of using IF counter, the counted data (F0 \sim F15) should be calculated after confirming "0" of BUSY bit (end of IF counting) and OVFLOW bit (not overflow condition).

2. IF Counter Control Port (ϕ L15)

This is the data output port controlled for IF counter operation. This port is made access by PLL output instruction designated the operand part $[C_N = 5]$.




At the auto mode (MANUAL bit is set to "0"), the STA/STP bit is set to "1" every time, IF counter starts. IF counter counts during the gate time selected by #0, #1 bits, and it ends automatically.

At manual mode, when the STA/\overline{STP} bit is set to "1", IF counter counts continuously until the STA/\overline{STP} bit is set to "0".

Note 33: At $\overline{INH} = "0"$, IF counter is reset by compulsorily.

3. Circuit Construction of IF Counter

IF counter is composed of input Amp., gate-time control circuit, 16 bits binary counter.



Note 34: In TC9316FA, TC9316FB, pin No. changes as below.

 $41 \rightarrow 43,\, 40 \rightarrow 42$

Note 35: IF_{IN} terminal has built-in amplifier, and the small amplitude operation is possible through the capacitor coupluing.

LCD Driver

The TC9316F/FA/FB contains LCD driver of 1/3 duty and 1/2 bias driving (frame frequency = 104 Hz). Three common terminals (COM1, COM2, COM3) output three potentials of voltage, VDD, VEE, VLCD level respectively with 1/6 phase difference.


60 segments can be displayed by the combination of these common outputs and 20 segment outputs (S1~S20). That is to say, COM1 system segment COM2 segment system and COM3 system segment can be displayed by one segment output, what is called dynamic display method.

LCD driver does not contain segment decoder, so 60 segments can be freely used by program for 7 segment display or mark segment display.

S1~S16 segment output is controlled by execution of SEG instruction and S17~S20 segment output is by execution of MARK instruction.

1. Timing Chart of LCD Driver

Below are shown the timing chart of COM1~COM3 output wave form and four kinds of segment output wave form.




Note 36: During system reset and back up mode (CKSTP instruction executing), common output and segment output are all fiexd at "L" lavel automatically.

2. Segment Port (φK20~φK27, φL20~φL27, φL30~φL33)

This is a port group to output segment data. $\phi L20 \sim \phi L27$ ports are made access by SEG instruction and corresponded to S1~16.

 $\&L30 \sim \&L33$ ports are made access by MARK output instruction and corresponded to S17 \sim S20.


At each port, Y1, Y2 and Y4 are corresponded to COM1, COM2 and COM3 system in order from LSB. MSB (Y8) port don't care. Selected port, designated segment and COM system segment turns "ON" when setted to data "1", COM system segment turns "OFF" when setted to data "0".



• DISP OFF bit (\phiL35)


This bit controls turning on or off of LC display. When data "1" is set to this bit, common outputs and segment outputs are all fixed at "L" level, all display becomes turned off. When data "0" is set to this bit, display becomes normal action. And this bit is reset to "0" after system reset.

- Note 37: The name of segment port corresponds to the name of segment output terminal, respectively. And as the content of each port don't accept DISP OFF bit's influence, even display off made by DISP OFF bit, it is able to output the data to each segment port normally.
- Note 38: Decoding of segment can be made by providing the segment decode pattern in the program memory and reading it into the data memory by using DAL instruction. Therefore LCD driver doesn't have built-in segment decoder especially.



3. Voltage Boosting Circuit for LC Display

TC9316F has built-in voltage boosting circuit for LC display, it is able to stabilize LC display driving at the low voltage operation. This circuit is composed with 1.5 V reference voltage circuit (V_{EE}) and voltage double boosting circuit (V_{LCD}), be connected the boosting capacitor as follows.



 $V_{DD} = 1.8 \sim 3.6 V$

3.0 V typ.

 $C=0.1\ \mu\text{F typ}.$

Note 39: In TC9316FA, TC9316FB, the pin No. changes as below.

 $53 \rightarrow 56, 54 \rightarrow 57, 55 \rightarrow 58, 56 \rightarrow 59, 57 \rightarrow 60$

Input and Output Port

1. I/O Port P1-0~P1-3 (φKL41), P2-0~P2-3 (φKL42)

I/O port (P1-0~P1-3, P2-0~P2-3) are 4 bits CMOS type, and is capable of making input and output setting with each bit.


Input and output setting of I/O port is made by the content of I/O control internal port.

Setting to input port can be made by setting "0" to the bit of I/O control port corresponding to I/O port, while setting to output port can be made by setting "1" in the same.

In case of input port setting, the present data input I/O port is read into the data memory by the execution of IO input instruction designated the operand part $[C_N = 1, 2]$ (ϕ K41, ϕ K42). At this time, input data is set to output latch of I/O port (ϕ L41, ϕ L42) in the same.

In case of output port setting, output condition of I/O port is controlled execution of IO output instruction designated the operand part [$C_N = 1, 2$]. And the present output data of I/O port is read into the data memory by the execution of IO input instruction (ϕ K41, ϕ L42).

- Note 40: I/O control port is made access by KEY instruction designated the operand part [$C_N = 1, 2$]. After system reset, the content of this port is all reset to "0", and I/O port is all set up input mode.
- Note 41: During the clock stop mode (executing CKSTP instruction), output condition of I/O port set at output mode is all fixed at "L" level automatically, but each output latch holds on the data just before the clock stop mode.
- Note 42: At the time of changing input condition of P1-0~P1-3 port set at input mode, it cancels the execution of WAIT and CKSTP instructions and makes the operation restart. In case of setting "1" to I/O bit of MUTE control port, MUTE port is made to set to "1" compulsorily by the same condition.



2. General Output Port T0~T3 (φL46), OT0, OT1 (φL47)

T0~T3 and OT0, OT1 are exclusive output port of 4 bits and 2 bits.

In case of using LCD segment output for key matrix and be short for key functions. It is used as output of key return timing signal for key matrix. So the resister is built-in at N-ch transistor side and sink current is decreased.

Therefore, of using push key, the diode can be omitted on the key matrix. Output port is made access by IO output instruction designated the operated part [$C_N = 6$, 7] (ϕ L46, ϕ L47). In case of using for normal output port, take care to make the external circuit because of output impedance of "L" level increased.

Note 43: During the clock stop mode (excusing CKSTP instruction), T0~T3 and OT0, OT1 output is fixed at "L" level automatically, but the content of port is held on the previous data.




3. MUTE Port (φKL40)

This is a 1 bit CMOS type exclusive output for muting control. Normally, it is made access by IO output instruction designated operand part $[C_N = 0]$ (ϕ L40).

Further, by the execution of IO input instruction designated operand part $[C_N = 0]$, content of present output data is read into data memory ($\phi K40$).

And according to the data of MUTE control port (ϕ L50), MUTE port is controlled.



• INH bit

In case of setting "1" to this bit, MUTE port is set to "1" compulsorily by changing of $\overline{\text{INH}}$ input level ("L" \rightarrow "H" or "H" \rightarrow "L").

• I/O bit

In case of setting "1" to this bit, MUTE port is set to "L" compulsorily by input level changing of I/O port set at input mode.

• POL bit


The bit controls output polarity of MUTE port. In case of setting "0" to this bit, the data of MUTE port is output with positive logic. In case of setting "1" to the bit, the data of MUTE port is output with negative logic.

Note 44: After system reset, the content of INH, I/O, POL each bit is reset to "0".

Buzzer Port

TOSHIBA


Buzzer output is available as beep sound for confirmation of key operation, and as alarm sound. It uses as 1 bit general output port. The buzzer output condition is controlled by buzzer control port (ϕ L43) as follows. Buzzer control port is made access by IO output instruction designated the operand part [C_N = 3].



It is able to use both as BUZR output and I/O PORT (P2-0). If BUZR CONTROL bit is setted to "1", the terminal changes from P2-0 output to BUZR output.

Note 45: In case of using as general output port, output is fixed at "L" level by executing CKSTP instruction, but the content of this port is held on.

Below are shown the timing chart of buzzer signal output and buzzer frequency wave form.




Register Port

G-register and data register stated in the explanation of CPU are also treated as one of internal ports.

This is a register to make addressing of low address ($D_R = 4H \sim 7H$) of data memory during the execution of MVGD instruction and MVGS instruction. This register is made access by IO output instruction designated the operand part [$C_N = 4$].

Note 46: Content of this register is effective only during the execution of MVGD instruction and MVGS instruction, and gives no effect during the execution of other instructions.




Note 47: It is possible to indirectly designate all low address of data memory by setting data 0H~7H on G-register. ($D_R = 0H$ ~7H)

2. Data Register (φK54~φK57)

This is 16 bit register on which the data of program memory is loaded by the execution of DAL instruction. Content of this register is read into the data memory in 4 bit unit by the execution of KEY input instruction designated the operand part $[C_N = 4\sim7]$.

This register is available for the decoding of LCD segment, or for the taking of band edge data of radio and coefficient data during binary to BCD conversion.



Key Input

The three basic key scanning methods are listed below.

- (1) The general-purpose output ports (T0~T3, OT0 and OT1) function as the key source and are scanned by software.
- (2) The general-purpose output ports (T0~T3, OT0 and OT1) function as the key source and are scanned by hardware.
- (3) The LCD segment output (S20/KR0~S13/KR7) functions as the key source and is scanned by hardware.

The advantages and disadvantages of these methods are listed below.

	Advantages	Disadvantages
(1)	Allows rapid key scanning.	The general-purpose output ports are used for key scanning only.
. ,		Configuration of a large number of keys is impossible.
(2)	 Allows configuration of the largest number of key when the general-purpose output ports are used 	• The general-purpose output ports are used for key scanning only.
(2)	together with the LCD segment output to construke key matrix.	 Slow (could be faster than (3) depending on configuration).
(2)	 The general-purpose output ports need not be us key scanning. 	ed for Slow.
(3)	Allows configuration of a relatively large number keys.	

Four different key matrices can be configured by combining these three methods. Select one which suits your system.

1. Key Input Port (φK52)

A 4 bit dedicated input port whose primary use is to scan keys by software scanning. When a key input instruction specifying (CN = 2) as an operand is executed, the key input pin data are loaded to data memory. When this happens, the data set in the key return control port (ϕ L53) bits for use in hardware scanning become undefined.



2. Key Status Bit (ϕ K45)

The key status bit ("key on") indicates the present key input status.

When an I/O input instruction specifying (CN = 5) as an operand is executed, the contents of this bit are loaded to data memory.

Key on bit

This bit outputs the results of logically OR the data from pins K0~K3.


Pins set for use in hardware scanning by the key return control port (ϕ L53), however, are not logically OR.

This bit can be used to determine whether or not there is any key input.

When the key on bit is 1 (when high level is input to key input pins K0 \sim K3), execution of the wait instruction is cancelled and operation restarts.

3. Key Return Control Port


This port sets the key input port (K0~K3).



- Dynamically pulled down at the LCD output change timing and the key input data are input to the key return ports (φK30~φK37). Bits corresponding to the key input port (φK52) become undefined. (hardware scanning)
- Note 48: During execution of the wait instruction, when high level is applied to key input pins which are continuously pulled down, wait is cancelled. Wait is not cancelled, however, for other pins (pins set for hardware scanning) even when high level is applied.
- Note 49: When power is turned on, the hardware scan enable bit is set to 0 and the other bits are set to 1 (hardware scanning disabled).


4. LCD Key Return Control Port

This port sets hardware scanning using output from the LCD segments. It determines which LCD segment output pins output key return signals for hardware scanning.



	#2	#1	#0	Key Return Signal Output Pins	Conceptual Diagram of Output Waveforms (numbers signify "n" in "KRn")
0 1 2 3 4 5 6 7	0 0 0 1 1 1 1	0 0 1 1 0 0 1 1	0 1 0 1 0 1 0 1	KR0 KR0, KR1 KR0~KR2 KR0~KR3 KR0~KR4 KR0~KR5 KR0~KR6 KR0~KR7	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$


Note 50: When bits #0, #1 and #2 are set to 1, 0 and 0, respectively (setting 1), the actual output waveforms are as shown below.



- Note 51: When power is turned on, only the LCD hardware scan enable bit is reset to 0.
- Note 52: When bits #0~#2 are set according to settings 0~3, key scanning is completed in 12.8 ms. When these bits are set according to settings 4~7, key scanning is completed in 25.6 ms.
- Note 53: Off waveforms are output by all LCD segment output pins (S13~S20) which are not set for key return output.
- Note 54: The key return control port is disabled when the hardware scan enable bit is set to 0.


5. Output Port Key Return Control Port

Sets hardware scanning using the output ports. This port determines which output port pins output key return signals for hardware scanning. The output ports are usually used together with the LCD output for hardware scanning when a large number of keys is required.



	#2	#1	#0	Key Return Signal Output Pins	Conceptual Diagram of Output Waveforms
0 1 2 3	0 0 0 0	0 0 1 1	0 1 0 1	T0 T0, T1 T0~T2 T0~T3	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
4	1	0	0	T0~T3, OT0	то т1 т2 т3 ото то ПППП
5	1	0	1	T0~T3, OT0, OT1	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$
6	1	1	0	Disabled	
7	1	1	1	Disabled	—

Note 55: When bits #0, #1 and #2 are set to 0, 1 and 0, respectively (setting 2), the actual output waveforms are as shown below.



T3, OT0, OT1 : Output port data are output unchanged.


When the output port hardware scan enable bit is set to 1, the output ports continue to output data unchanged. In this state, if the line key of an output port pin which is outputting 1 is pressed, key scanning begins, key return signals are output according to the timing shown above, and the key data are latched. Only pins which are set to 1 output key return signals. There is no output from pins set to 0 (pin T1 in the above example).

Note 56: When power is turned on, only the output port hardware scan enable bit is reset to 0.

- Note 57: When bits #0~#2 are set according to settings 0~3, key scanning is completed in 12.8 ms. When these bits are set according to settings 4 or 5, key scanning is completed in 25.6 ms.
- Note 58 This port is enabled only when the key return control port hardware scan enable bit is 1 and the LCD key return control port LCD hardware scan enable bit is 0.

6. Key Return Digit No. Port, SCAN BUSY Bit

The scan busy bit detects whether keys are being scanned by key return output in sync with LCD output.




	SCAN4	SCAN2	SCAN1	SCAN Digit Output
0	0	0	0	KR0 or T0
1	0	0	1	KR1 or T1
2	0	1	0	KR2 or T2
3	0	1	1	KR3 or T3
4	1	0	0	KR4 or OT0
5	1	0	1	KR5 or OT1
6	1	1	0	KR6
7	1	1	1	KR7

Note 59: When the output ports are set for key return signal output but no keys are being pressed, the SCAN BUSY bit becomes 0 and the SCAN1~SCAN4 bits all become 1.

Note 60: When the operation is cancelled by clock stop or hard wait, the SCAN1~SCAN4 bits start from 0.

7. Key Return Data Ports

The $\phi K30$ to $\phi 37$ ports store the data which result from key scanning by key return output in sync with LCD output.




These ports are all set to 0 when the key return control port, the LCD key return control port, and the output port key return control port (ϕ L53~ ϕ L55) are set.

When one cycle of SCAN1~SCAN4 is completed, the data in these ports are loaded to RAM.

8. Key Matrix Configurations

The following four key matrices can be configured.

(1) Key data scanning by software (software scanning)



Note 61: Pin numbers apply to TC9316F.

A key matrix like the one shown above is configured when key data are scanned by software. This configuration limits key use to $4 \times 6 = 24$, but it allows fast key data scanning. Since T0~T3, OT0 and OT1 have built-in high resistance in their n-channel FETs, no diodes are needed to prevent reverse current when multiple keys are pressed simultaneously.

With this method, the general-purpose output port data (ϕ L46, ϕ L47) for the key lines to be scanned are set to high level. The key input port (ϕ K52) data are then loaded to memory to determine whether a key is pressed.


General-purpose output port data which are set to low level are not scanned at this time. When a key is pressed, key input port data = 1 is loaded to data memory; when a key is not pressed, key input port data = 0 is loaded to data memory.

Port Name	Symbol	Bit (s)	Setting/Use
Hardware Scan Enable Bit	φL53	Y8	"0": Disables hardware scanning.
General-Purpose (T0~T3)	φL46	Y1~Y8	Sets scanning data
Output Ports (OT0, OT1)	φL47	Y1, Y2	\int (only for ports used in scanning).
Key Input Port (K0~K3)	φK52	Y1~Y8	Reads input data.

Port Settings for Software Scanning

Note 62: When high level is applied to the key input pins during execution of a wait instruction (ie, during wait mode), wait is cancelled and the CPU is restarted.

(2) Key data scanning by LCD segment output (LCD hardware scanning)



Note 63: Pin numbers apply to TC9316F.

A key matrix like the one shown above is configured when key data are loaded according to the LCD segment output. This key matrix requires diodes to prevent reverse current so be sure these diodes and the diode jumpers are connected pointing in the right direction.

This configuration is used when the general-purpose ports are otherwise employed and are therefore not available for key data scanning and when fast key data scanning is unnecessary. This configuration features a maximum of $4 \times 8 = 32$ keys.

With this method, the key data are scanned at the LCD output change timing. Normally, VDD potential and the V_{LCD} (V_{DD} – 3 V) potential are updated and output every 3.2 ms from the LCD segment output in accordance with the segment setting. At the output change timing, the segment signal used to load the key data is set to V_{DD} potential (active), thus pulling the key input pin down to GND. If a key is pressed (or if a diode jumper is connected) at this time, voltage for one diode (V_{DD} – about 0.6 V) is input from V_{DD} potential to the key input pin. If a key is not pressed (or if a diode jumper is not connected), GND potential is input to the key input pins. The potential input is latched in the key return data ports (ϕ K30~ ϕ K37) corresponding to the active LCD segment output lines. At this time, data = 1 when keys are pressed and 0 when not pressed.

Port Settings for LCD Hardware Scanning

Port Name	Symbol	Bits	Setting/Use
Key Return Control	φL53	Y1~Y8	LSB (Note 64) "1101" Enables hardware scanning. Specifies dynamic pull-down; K0~K3 all used for hardware scanning.
LCD Key Return Control	φL54	Y1~Y8	LSB "×××1" Enables LCD hardware scanning. Y1, Y2 and Y4 bit settings specify which LCD segment output is used for hardware scanning.
LCD Segment Output (S20/KR0~S13/KR7)		_	Outputs key return signals.
Key Return Data	φK30~φK37	Y1~Y8	Latches key data.


Note 64: The number of key input pins used for LCD hardware scanning can be switched arbitrarily by setting other data in Y1 and Y2. (except K0, which must always be hardware scanned).

Note 65: Since hardware scanning is not synchronous with CPU operation, check the key return digit number port and scan busy bit (ϕ L51) to determine the status of key data scanning.


Note 66: Since key data are stored in port latches, the data can be used without first loading them to data memory if necessary, by referencing the ports where the data are stored.

Note 67: Key data are stored in port latches. Thus, key data can be used without loading them to memory just by referencing the ports where key data are stored as necessary. Of LCD segment output S1~S20, only S13~S20 can be used in LCD hard ware scanning.

(3) Key data scanning by LCD segment output and general-purpose output ports (1) (LCD/output port hardware scanning)



Note 68: Pin numbers apply to TC9316F.



The LCD side output waveforms are the same as those in section 8-(2), LCD hardware scanning. There are two ways to scan key data by the LCD segment output and general-purpose output ports. One is to construct a key matrix like the one shown above, the other is to construct a key matrix as described in the following section.

The key matrix shown above uses time division switching to utilize both the LCD segment output and general-purpose output ports for key data scanning by hardware scanning. In the above key matrix, key data are loaded using hardware scanning by switching the scanning of LCD segment output and general-purpose port by time division.

This method is used when many keys are required or when LCD hardware scanning alone is too slow. This configuration features a maximum of $4 \times 14 = 56$ keys. It usually features jumpers or alternate switches on the LCD side and push keys on the output port side.

When the jumpers are scanned by the initialization routine, they rarely need to be re-scanned by the main routine, too. Here, they are scanned by initialization routine LCD hardware scanning.

The main routine switches the system to output port hardware scanning, and the push-key data are scanned. If there are fewer than 16 push keys, that is, the same number as in the example in section 8-(2) (OT0 and OT1 are not used), one cycle of hardware scanning takes 12.8 ms. This is half the time required (25.6 ms) for LCD hardware scanning alone.

For a description of LCD hardware scanning, see 8-2 below.

As with LCD hardware scanning, the key data are scanned at the LCD output change timing when the general-purpose output ports are used for hardware scanning. If the general-purpose output port data (ϕ L46 and ϕ L47) used for hardware scanning are set to high level, scanning begins when a key is pressed. While the key is being pressed, T0 outputs a sequence of VDD potential (active) in sync with the 3.2 ms LCD output change timing. At the same time, the key input pin is pulled down to GND. When a key is pressed at this time, voltage for one diode (VDD minus approx. 0.6 V) is input from VDD potential to the key input pin. When a key is not pressed, GND potential is input to the key input pin.

The input potential is latched in the key return data ports (ϕ K30~ ϕ K37) corresponding to the active general-purpose output port lines.

At this time, data = 1 when a key is pressed; 0 when a key is not pressed.

When the key is released, key scanning stops after completion of the scan operation currently underway. The general-purpose output ports used for hardware scanning revert to high level.

Port Name	Symbol	Bits	Setting/Use
Key return control	φL53	Y1~Y8	LSB (Note 69) "1101" Enables hardware scanning. Specifies dynamic pull-down; K0 to K3 all used for hardware scanning.
LCD key return control	φL54	Y1~Y8	LSB "×××1/0" Y8: 1 during LCD hardware scanning Y8: 0 during output port hardware scanning Y1, Y2 and Y4 bit settings specify which LCD segment output is used for hardware scanning.
Output port key return control	φK55	Y1~Y8	LSB "×××1" Enables output port hardware scanning. Y1, Y2 and Y4 bit settings specify which general- purpose output port pins are used for hardware scanning.
LCD segment output (S20/KR0~S13/KR7)			Outputs key return signal.
General-purpose (T0~T3) output ports (OT0, OT1)	φL46 φL47	Y1~Y8 Y1, Y2	Output port pins used for hardware scanning output key return signals when they are set to 1.
Key return data	фК30∼ фК37	Y1~Y8	Latches key data.


Port Settings for LCD/Output Port Hardware Scanning

Note 69: The number of key input pins used for LCD hardware scanning can be switched arbitrarily by setting other data in Y1 and Y2. (except K0, which must always be hardware scanned).

Note 70: Since hardware scanning is not synchronous with CPU operation, check the key return digit number port and SCAN BUSY bit (ϕ L51) to determine the status of key data scanning.

Note 71: Key data are stored in port latches. Thus, key data can be used without loading them to memory just by referencing the ports where key data are stored as necessary.

 (4) Key data scanning by LCD segment output port and general-purpose output ports (2) (software + LCD hardware scanning)



Note 72: Pin numbers apply to TC9316F

This is the second kind of key matrix which can be used to scan key data by the LCD segment output and general- purpose output ports. The key matrix is configured as shown above.

This configuration uses software scanning on the output port side and hardware scanning on the LCD side. Key data can be scanned simultaneously by both sides since dedicated key input pins are assigned to each side. As the above configuration shows, two key input pins each are assigned to the output port side and the LCD side. This allows a maximum of $2 \times 6 + 2 \times 8 = 28$ keys. This configuration is used when fast key data scanning is required; also, when jumpers are required.

For a description of software scanning, see section 8-(1); for LCD hardware scanning, see section 8-(2).

Port Settings for Software + LCD Hardware Scanning


Port Name	Symbol	Bits	Setting/Use
Key Return Control	φL53	Y1~Y8	LSB "××01" Enables hardware scanning. Specifies dynamic pull-down. Y1 and Y2 bit settings specify which key input pins are used for hardware scanning
LCD Key Return Control	φL54	Y1~Y8	LSB "xxx1" Enables LCD hardware scanning. Y1, Y2 and Y4 bit settings specify which LCD segment output is used for hardware scanning.
LCD Segment Output (S20/KR0~S13/KR7)		_	Outputs key return signal (LCD side).
Key Return Data	∲К30∼ ∲К37	Y1~?	Latches key data (LCD side).
General-Purpose Output Ports (T0~T3)	φL46 φL47	Y1~Y8 Y1, Y2	Sets scanning data (only sets ports used for scanning on output port side
Key Input Port (?~K3)	φL52	?~Y8	Reads input data (output port side).

Note 73: Since hardware scanning is not synchronous with CPU operation, check the key return digit number port and SCAN BUSY bit (ϕ L51) to determine the status of key data scanning.

Note 74: When high level is applied to the key input pins assigned to the output port side (software scanning) during execution of a wait instruction, wait is cancelled and the CPU is restarted.

Internal Control Port

Internal control port is used for reading into data memory the inside condition of device which must be known in the execution of program, or for resetting the inside condition of device.



1. INH Input Port (φK44)

This is an input port for inputting the data of \overline{INH} input terminal. Content of this port is read into the data memory by IO instruction designated the operand part [C_N = 4]. Data "1" and "0" represent radio "ON" mode and "OFF" mode, respectively.

At radio off mode, it stops operating of PLL and IF counter block. When $\overline{\text{INH}}$ bit of MUTE control port is "1", MUTE port is set to "1" compulsorily by changing the data of $\overline{\text{INH}}$ input port. At $\overline{\text{INH}}$ input port is "<u>1</u>", it releases execution of CKSTP instruction and the operation is removed. By changing the condition of $\overline{\text{INH}}$ input port, execution of WAIT instruction is released.


2. 2 Hz Timer F/F (φK45)

2 Hz timer F/F is set by 2 Hz (500 ms) signal. With the execution of IO output instruction designated the operand part $[C_N = 5]$ this timer is reset by setting data "1" to 2 Hz F/F RESET bit. This F/F output is read into the data memory by execution of IO input instruction designated the operand part $[C_N = 5]$.

As 2 Hz timer F/F is automatically set every 500 ms, it is usually available for counting of clock.


Since 2 Hz timer F/F is reset only by 2 Hz F/F RESET bit, count error takes place unless data "1" is set to 2 Hz F/F RESET bit within 500 ms period, and correct times is not obtainable.

Note 75: Condition of 2 Hz timer F/F output becomes "0" at power on reset or after execution of CKSTP instruction.



t < 500 ms

10 Hz interval pulse is output to 10 Hz bit with 100 ms period, duty 50% pulse. This is read into the data memory by the execution of IO input instruction designated the operand part $[C_N = 5]$. This output has no flip flop and is available for mute time counting etc.



4. Other Control Bit (φL45)


• Clock reset bit

Every time data "1" is set to this bit, clock of under 50 Hz is reset (10 Hz interval pulse is also reset). This bit is used for adjusting time of clock.

Accuracy of clock at this time is -0, +0.02 second.

5. TEST Port (φL57)

This is an internal port for testing function of device. It is made access by KEY output instruction designated the operand part $[C_N = 7]$. Never fail to set data "0" in ordinary program.




Application to Evaluator Chip

When "H" level is supplied to TEST terminal (test mode), device operates as evaluator chip, and functional evaluation of developing program can be made by utilizing external simulation board and EPROM. In the test mode, the device operates with the program written in EPROM, irrespective of the content of program memory in the device.

As key timing output port (T0 \sim T3) and output port (OT0, OT1) are transferred to the input and output terminal for control of simulation board at this time, actual T0 \sim T3 and OT0, OT1 port signal are output from the simulation board side.

Below is shown connection diagram of the device and simulation board in case that it is used as evaluator chip.



Note 76: Supply 3 V \pm 10% voltage to the device and 5 V \pm 10% voltage to the simulation board even during back-up mode.

Note 77: Each terminal of the device except that shown above can be used normally.

Note 78: In case of back-up mode (execution of CKSTP instruction), operating monitor LED on the simulation board turns off.

Maximum Ratings (Ta = 25°C)

Characteristics	Symbol	Rating	Unit
Power supply voltage	V _{DD}	-0.3~4.0	V
Input voltage	V _{IN}	$-0.3 \sim V_{DD} + 0.3$	V
Power dissipation	PD	100	mW
Operating temperature	T _{opr}	-10~60	°C
Storage temperature	T _{stg}	-55~125	°C

Electrical Characteristics (unless otherwise specified, $Ta = 25^{\circ}C$, $V_{DD} = 3.0 V$)

Characteristics	Symbol	Test Circuit	Test Condition	Min	Тур.	Max	Unit
Operating power supply voltage range	V _{DD}	_	_	1.8	3.0	3.6	V
Memory holding voltage range	V _{HD}	_	Crystal oscillation stops (excuting CKSTP Instruction) (Note 79)	1.2	_	3.6	V
	I _{DD1}	_	Normal operation, output No-load	—	0.7	2.0	mA
Operating power supply current	I _{DD2}	_	At only CPU operation (radio off, lighting display)		60	150	
	I _{DD3}	_	At stand-by mode (radio off, only crystal oscillation)	_	50	100	μA
Memory holding power supply current	I _{HD}	_	Crystal oscillation stop (excuting CKSTP instruction)		0.1	1.0	μA
Crystal oscillation frequency	f _{XT}	_	(Note 79)		75	_	kHz
Crystal oscillation starting time	t _{ST}	_	Crystal oscillation = 75 kHz	_	_	1.0	S

Note 79: Marked items are guaranteed by all conditions of $V_{DD} = 1.8 \sim 3.6 \text{ V}$, Ta = $-10 \sim 60 \circ \text{C}$

Voltage Double Boosting Circuit

Characteristics	Symbol	Test Circuit	Test Condition	Min	Тур.	Max	Unit
Voltage double reference voltage	V _{EE}	—	V _{DD} Reference (C3)	-1.2	-1.5	-1.8	V
Voltage double boosting voltage	V _{LCD}	_	V _{DD} Reference (V _{LCD})	-2.4	-3.0	-3.6	V
V _{LCD} pull-down resistance	R _{IN3}	_	(V _{LCD})	0.75	1.5	3.0	MΩ

Programmable Counter, IF Counter

Characteristics	Symbol	Test Circuit	Test Condition	Min	Тур.	Max	Unit
Operating frequency range	fIN1	_	$\label{eq:VIN} \begin{split} V_{IN} = 0.3 \; V_{p\text{-}p} \left(FM_{IN}, \; AM_{IN} \right) \\ (\text{Note 79}) \end{split}$	0.2	_	5.0	MHz
	f _{IN2}	_	$V_{IN} = 0.3 V_{p-p} (IF_{IN}) \text{ (Note 79)}$	0.35	_	12.0	
Operating input amplitude range	V _{IN1}	_	$\label{eq:final} \begin{split} f_{IN} &= 0.2{\sim}5.0 \text{ MHz} \\ (FM_{IN}, \text{ AM}_{IN}) & (\text{Note 79}) \end{split}$	0.3		V _{DD} - 0.3	Maria
	V _{IN2}		f _{IN} = 0.35~12.0 MHz (IF _{IN}) (Note 79)	0.3		V _{DD} - 0.3	V _{p-p}

Note 79: Marked items are guaranteed by all conditions of $V_{DD} = 1.8 \sim 3.6$ V, Ta = $-10 \sim 60$ °C

Programmable Counter, IF Counter

Characteristics	Symbol	Test Circuit	Test Condition	Min	Тур.	Max	Unit
FM _{IN} -PSC transfer delay time	tpd	_	$\label{eq:VIN} \begin{split} V_{IN} &= 0.3 \; V_{\text{p-p}}, \\ C &= 15 \; \text{pF} \; (\text{FM}_{IN}) \qquad (\text{Note 79}) \end{split}$	_	_	200	ns
PSC maximum load capacity	CL	_	(PSC) (Note 79)			15	pF

Note 79: Marked items are guaranteed by all conditions of $V_{DD} = 1.8 \sim 3.6 \text{ V}$, Ta = $-10 \sim 60^{\circ} \text{C}$

LCD Common Output (COM1~COM3)

Characteristics		Symbol	Test Circuit	Test Condition	Min	Тур.	Max	Unit
Output current	"H" level	I _{OH1}		$V_{LCD} = 0 V, V_{OH} = 2.7 V$	-100	-200	_	
	"L" level	I _{OL1}		$V_{LCD}=0~V,~V_{OL}=0.3~V$	100	200		μΑ

LCD Segment Output (S1~S20)

Characteristics		Symbol	Test Circuit	Test Condition	Min	Тур.	Max	Unit
Output current	"H" level	I _{OH2}	_	$V_{LCD} = 0 V, V_{OH} = 2.7 V$	-0.5	-1.0		mA
	"L" level	I _{OL2}		$V_{LCD}=0~V,~V_{OL}=0.3~V$	50	100	_	μA

Key Return Output Port, General Purpose Output Port (T0~T3, OT0~OT1)

Characteristics	Symbol	Test Circuit	Test Condition	Min	Тур.	Max	Unit
"H" level output current	I _{OH3}		V _{OH} = 2.7 V (T0~T3)	-0.5	-1.0	_	mA
N-ch FET side load resistance	R _{ON}		V _{OL} = 3.0 V (T0~T3)	75	150	300	MΩ

Mute, Psc Output

Characteristics		Symbol	Test Circuit	Test Condition	Min	Тур.	Max	Unit
Output current	"H" level	I _{OH4}		V _{OH} = 2.7 V	-300	-600	_	uΔ
	"L" level	I _{OL4}		V _{OL} = 0.3 V	300	600	_	μA

DO1/OT2, DO2 Output

Characteristics		Symbol	Test Circuit	Test Condition	Min	Тур.	Max	Unit
Output current	"H" level	I _{OH4}		V _{OH} = 2.7 V	-300	-600	_	μA
	"L" level	I _{OL4}	_	$V_{OL} = 0.3 V$	300	600	_	μΑ
Output off-leakage current		I _{TL}		$V_{TLH} = 3.0 V, V_{TLL} = 0 V$			±100	nA

General Purpose I/O Port (P1-0~P1-3, P2-0~P2-3)

Characteristics		Symbol	Test Circuit	Test Condition	Min	Тур.	Max	Unit
Output current	"H" level	I _{OH4}	—	V _{OH} = 2.7 V	-300	-600	_	μA
	"L" level	I _{OL4}	—	$V_{OL} = 0.3 V$	300	600	_	
Input leakage current		ILI	—	$V_{IH} = 3.0 \text{ V}, V_{IL} = 0 \text{ V}$	_	_	±1.0	μA
Input voltage	"H" level	V _{IH1}	—	—	2.4	_	3.0	v
	"L" level	V _{IL1}	—	_	0	_	0.6	v

INI Input, IF_{IN}/IN Port (when using in port)

Characteristics		Symbol	Test Circuit	Test Condition	Min	Тур.	Max	Unit
Input leakage current		ILI	_	$V_{IH} = 3.0 \text{ V}, V_{IL} = 0 \text{ V}$	_	_	±1.0	μA
Input voltage	"H" level	V _{IH2}	—	(INI , IN0~IN3)	2.4	—	3.0	v
	"L" level	V _{IL2}		(INI , IN0~IN3)	0		0.6	

Key Input Port (K0~K3)

Characteristics		Symbol	Test Circuit	Test Condition	Min	Тур.	Max	Unit
Input pull-down resistance		R _{IN1}	_	—	75	150	300	kΩ
Input voltage	"H" level	V _{IH2}	_	—	1.8	_	3.0	V
	"L" level	V _{IL2}	_	_	0		0.3	


INH Input Port

Characteristics		Symbol	Test Circuit	Test Condition	Min	Тур.	Max	Unit
Input leakage current		ILI		$V_{IH} = 3.0 \text{ V}, V_{IL} = 0 \text{ V}$	_	_	±1.0	μA
Input voltage	"H" level	V _{IH3}	_		2.6	_	3.0	V
	"L" level	V _{IL3}		_	0		1.2	


Other

Characteristics	Symbol	Test Circuit	Test Condition	Min	Тур.	Max	Unit
Input pull-down resistance	R _{IN2}	—	(TEST)	25	50	100	kΩ
X _T input feedback resistance	R _{fXT}	—	$(X_T \sim \overline{X_T})$	3.75	7.5	15.0	MΩ
$\overline{X_{T}}$ output resistance	R _{OUT}	—	$(\overline{X_T})$	50	100	200	kΩ
Input pull-down resistance	R _{fIN}		(FM _{IN} , AM _{IN} , IF _{IN})	375	750	1500	kΩ


Example of Connection to Prescaler TD6134AF



Example of Connection to Prescaler TD7107F



Example of Connection to Prescaler TD7103F




Note 80: TC9316FA, TC9316FB: Pin No. 45, 46 and 47 is change 47, 49 and 50.

Package Dimensions

QFP60-P-1414-0.80E

Unit : mm




Weight: 0.85 g (typ.)

Package Dimensions

LQFP64-P-1010-0.50

Unit : mm




\$27.0 0.5±0.2


Weight: 0.32 g (typ.)


Package Dimensions

QFP64-P-1212-0.65

Unit : mm







Weight: 0.45 g (typ.)

RESTRICTIONS ON PRODUCT USE

030619EBA

- The information contained herein is subject to change without notice.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of TOSHIBA or others.
- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.
 In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as

set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..

- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk.
- The products described in this document are subject to the foreign exchange and foreign trade laws.
- TOSHIBA products should not be embedded to the downstream products which are prohibited to be produced and sold, under any law and regulations.