TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic

TC9028P,TC9028F

Infrared Remote Control Transmitting CMOS LSI with Microcontrolling

TC9028P, TC9028F is CMOS LSI for Infrared Remote Control Transmitting suitable for Remote Controlling TV, VCR, Video Disk, CD-Player etc.

Using a 4 bit Microcontroller, various transmittings are structured by a programming.


Features

- Low voltage operation: 2.0~4.0 V
- Low power dissipation: $\leq 1 \ \mu A$ (at Hold Function)
- Program memory (ROM) capacity: 768 × 8 bit
- Data memory (RAM) capacity: 16 × 4 bit
- Instruction: 44 kinds
- Timer/Counter: 10~15 bit
- I/O port (15 pins)

I/O: 2 ports 8 pins Input: 1 port 4 pins Output: 1 port 3 pins

(Including High Current Output)

- Subcarrier frequency: $f_{osc}/12$, $f_{osc}/8$
 - $f_{osc}/24$, $f_{osc}/16$ (Option)
 - Oscillating frequency: 400~800 kHz
- Instruction execution time: 11 μs (at 455 kHz)
- Package: DIP20 [TC9028P]
 SOP20 [TC9028F]




Weight

DIP20-P-300-2.54A : 1.4 g (typ.) SOP20-P-300-1.27 : 0.48 g (typ.)

Pin Connection (top view)

1		<u> </u>		
v _{ss}	1 [.]	\sim	20	v _{dd}
XT	2		19	P53
х _т	3		18	P52
RST	4		17	P51
P00	5		16	P23
P01	6		15	P22
P02	7		14	P21
P03	8		13	P20
P10	9		12	P13
P11	10		11	P12
		,		

Block Diagram



Pin Function

Pin No.	Symbol	Pin Name	Function					
1	V _{SS}	Power supply	V _{DD} = 2.0~4.0 V, 3 V (typ.)					
20	V _{DD}		VDD - 2.0 4.0 V, 3 V (lýp.)					
2	$\overline{X_T}$	Output for osc.	Resonator connecting pins. Connects ceramic resonator with capacitor.					
3	X _T	Input for osc.	Built-in feedback resistance.					
4	RST	Reset input	\overline{RST} for going reset. Be held to "L" (\geq 3 instruction cycles)					
5~8	P00~P03	Input port P0	4 bit input port. Built-in pulldown resistance.					
9~12	P10~P13	I/O port P1	4 bit I/O ports with latch. Input/output mode can be specified by					
13~16	P20~P23	I/O port P2	[MOV A, P] instruction. Built-in pulldown resistance.					
17	P51	Output port P51	Pch open drain output port.					
18	P52	Output port P52	High current output port. For driving indication LED.					
19	P53	Output port P53	High current output port. For driving infrared LED.					

Operation

1. Configuration

- (1) Program counter (PC)
- (2) Memory bank register (MBR)
- (3) Stack register (STACK)
- (4) Data counter (DC)
- (5) Program memory (ROM)
- (6) L register (LR)
- (7) Data memory (RAM)
- (8) Arithmetic and Logic Unit (ALU), Accumulator
- (9) Flags
- (10) Clock generator, Timing generator
- (11) I/O ports
 - a. Port register (PR)
 - b. Command register (CR)
- (12) Timer counter
 - a. Timer register (TR)
 - b. Timer counter output
 - c. Watch dog timer output
- (13) Hold mode control circuit
- (14) Reset circuit

Following is a description of the hardware configuration and operation of the components listed above.

2. Internal CPU functions

2.1 Program counter (PC)

The program counter is a 10 bit binary counter which holds the program memory address of the next instruction to be executed.

The program counter is normally incremented for each instruction fetch.

When branch instructions and subroutine instructions are executed, the values specified in Table 2.1 are set. The program counter is initialized to 0 at reset.




Figure 2.1 Program memory configuration

Table 2.1	I Program counter values depending on cond	ditions
-----------	--	---------

							Prog	gram Co	ounter	(PC)			
	Instruction or Operation		Condition	Р	age As	signme	nt	Address Specification within Page					ge
			PC ₉	PC ₈	PC ₇	PC ₆	PC ₅	PC ₄	PC ₃	PC ₂	PC ₁	PC ₀	
	LD MBR, #k	Mei	nory ba cont		ster	V	/alue di	rectly s instru		l by BS	S		
	BSS a					+	2						
execution	BSS a	SF = 1	Lower 6 bits of address ≠ 111111		No ch	nange		Value directly specified by instruction					ction
		51 - 1	Lower 6 bits of address = 111111		+	1		Value directly specified by instruction					ction
Instruction		SF = 0	SF = 0			+1							
Inst	CALLS a		_	0	0	0	0	0	Value	directly instru		ied by	0
	RET		_				Value	restore	ed from	stack			
	Instructions other						+	1					
	Reset —			0	0	0	0	0	0	0	0	0	0

2.2 Memory bank register (MBR)

The memory bank register is a 4 bit write-only register. It holds the page specification (upper 4 bits of the program counter) when a branch is made anywhere in program memory.

2.3 Stack register (STACK)

The stack is a 10 bit register. When the [CALLS a] instruction is executed, the stack register saves the contents of the program counter (return address) before the program jumps to the processing routine.

Only one level of subroutines can be used. When there are two calls, the first return address is overwritten when the second return address is saved to the stack register.

When the program returns from the processing routine, execution of the [RET] instruction restores the contents of the stack register to the program counter.

2.4 Data counter (DC)

When fixed data stored in the data table in program memory (ROM) are read, the data counter (DC) are used to specify 4 bits of the address.

In addition to transferring data to the accumulator, the data counter is also equipped with increment and decrement functions and can therefore be used as a general-purpose register.

Fixed data stored in the data table can be read using the table look-up instruction.

When the table look-up instruction is executed, the upper 6 bits of the ROM address are "101111" and the lower 4 bits are the contents of the data counter (DC). These bits specify the last 16 bytes (addresses 2F0~2FFH) of program memory for fixed data.

2.5 Program memory (ROM)

Program memory stores program and fixed data. The next instruction to be executed is read from the address indicated by the program counter.

Physical program memory doesn't exist in addresses 300~3FFH.

When this area is read on the program, 7FH ([NOP] instruction) is read.




Figure 2.2 Program memory map

2.6 L register (LR)

The L register is a 4 bit register. It is used as a data memory (RAM) address pointer. It can also be used as a general-purpose register.


2.7 Data memory (RAM)


Data memory stores data to be processed by the user.

There are two data memory addressing modes. One is register indirect addressing mode, where the L register specifies an address. The other is direct addressing mode, where the lower 3 bits of the instruction field directly specify an address.

Figure 2.3 shows the L register and data memory configuration.

The data memory contents are undefined at reset. Make initial settings using the initialization routine.






2.8 ALU, Accumulator

2.8.1 ALU

The ALU is a circuit which performs various operations on 4 bit binary data. The ALU performs operations according to instructions and outputs results (4 bit), carry data (C) and zero detection data (Z).

2.8.2 Accumulator (ACC)

The accumulator is a 4 bit register. It stores source data and results.



Note 1: C_{in} indicates carry input specified by instruction.

Figure 2.4 ALU and flags




Figure 2.5 Accumulator

2.9 Flags (FLAG)

There are two types of flags: carry flag (CF) and status flag (SF). These are set and cleared according to conditions specified by instructions. The status flag is initialized to 1 at reset.

2.10 Clock generator, Timing generator

Figure 2.6 shows the clock generator and timing generator configuration.




Figure 2.6 Clock generator and timing generator

2.10.1 Clock generator

The clock generator is a circuit which generates the fundamental clock pulse (CP) as the basis for the system clock supplied to the CPU. The fundamental clock is easily established by connecting the oscillator to the $\overline{X_T}$ and X_T pins. A clock can also be input from an external oscillator. Clock input to the X_T pin is used as the fundamental clock. The clock generator stops oscillation during hold mode.




Figure 2.7 Typical oscillator connections

2.10.2 Timing generator

The timing generator is a circuit which uses the fundamental clock to generate various system clocks for the CPU and peripheral hardware.

2.10.3 Instruction cycle

Instructions and internal hardware operations are executed in sync with the fundamental clock. The minimum unit of instruction execution is called the instruction cycle. TC9028P and TC9028F has 1 and 2-cycle instructions. An instruction cycle consists of 5 states (S0-S4). Each state consists of 1 fundamental clock. Therefore, the instruction cycle time is $5/f_c$ (s).

3. Peripheral hardware functions

3.1 Ports

The following functions are executed using I/O instructions (4 types):

key scan, send signal output, send display output, internal circuit control.

This system features the 2 types of ports listed below. Addresses (00-05H) are allocated to these ports: (1) I/O ports: key scan, send signal output, send display output

(2) Command register: internal circuit control

Ports are selected by specifying port addresses with I/O instructions. The port register controls input and output of programmable I/O ports.

3.1.1 Port register (PR)

The port register is a 4 bit write-only register. It is used for selecting input or output mode for programmable I/O ports. Since an option is used to select input or output mode during hold, the port register cannot select the mode.

Port register (PR)




Figure 3.1 Programmable I/O port control using port register

3.1.2 I/O ports

TC9028P and TC9028F has 4 I/O ports with 15 pins.

- (1) Port P0: 4 bit input
- (2) Ports P1, P2 : 4 bit programmable input/output
- (3) Port P5: 3 bit output (P52 and P53 are for large current output)
- (1) Port P0 (P03~P00)

Port P0 is a 4 bit input port. All its pins are equipped with hold mode cancellation function.

(2) Ports P1 (P13~P10), P2 (P23~P20)

Ports P1, P2 are 4 bit programmable I/O ports with latches.

Input or output can be selected by program. (8 types)

Latches are initialized to 1 at reset.

Pins which can be switched using an option to input mode during hold mode are equipped with hold mode cancellation functions.

3	2	1	0
P03	P02	P01	P00
HCAN03	HCAN02	HCAN01	HCAN00

Port P0 (port address IP00)

Port	P1	(nort	address	OP01	/ IPO1)
FUL	ГΙ	(port	audress	OFUT	/ 1501)

3	2	1	0			
P13	P12	P11	P10			
(HCAN13)	(HCAN12)	(HCAN11)	(HCAN10)			

Port P2 (port address OP02/IP02)

3	2	1	0
P23	P22	P21	P20
(HCAN23)	(HCAN22)	(HCAN21)	(HCAN20)

Figure 3.2 Ports P0, P1 and P2

(3) P5 (P53~P51) port

Port P5 is a 3 bit output port with a latch.

P51 is for P-ch open-drain output. An option allows it to be used for push/pull output. The latch is initialized to 0 at reset.

P52 is for large current output for driving the send display LED. The output latch is initialized to 1 at reset. P53 is for large current output for driving the infrared LED. Resetting the output latch to 1 outputs $f_{osc}/12$ (duty 1/3) or $f_{osc}/8$ (duty 1/2) sub-carrier frequency for modulation. An option allows selection of $f_{osc}/24$ (duty 1/3) or $f_{osc}/16$ (duty 1/2) sub-carrier frequency. Sub-carrier frequency (duty) is selected by the command register. The latch is initialized to 0 at reset.

The LSB (P50) of the port P5 is used for selecting the sub-carrier frequency (duty) output from P53 using the write-only command register.

The latch is initialized to 0 at reset.

Although port P5 is an output port, when an input instruction is executed, P5 can read timer/counter output (IT3~IT0).

Port P5, Command Register (port address OP05) and, Timer/Counter Output (port address IP05)




Figure 3.3 Port P5

3.2 Timer/counter

The timer/counter is a 17 step binary counter used to divide the fundamental clock. It outputs a pulse with a cycle selected from steps 10 through 15.

The timer/counter is a 17 step binary counter used to divide the fundamental clock. It outputs a pulse with a cycle selected from steps 10 through 15.

The uses of the timer/counter are listed below. The timer/counter is cleared to 0 at reset, when a timer reset instruction (TMRST) is executed, and when hold mode is cancelled.

(1) Timer generating $f_c/2^{10} \sim f_c/2^{15}$ (Hz) pulses

(2) Watchdog timer

(3) Warming-up timer when hold mode is cancelled

3.2.1 Timer register (TR)

The timer register is a 4 bit write-only register. It selects the mode when the timer status is read. The timer register is initialized to 0 at reset.




Figure 3.4 Timer/counter output mode control using timer register

3.2.2 Timer counter output (IT3~IT0)

The timer counter is cleared to 0 at reset. It is incremented, from 0, each time the fundamental clock is input. The timer counter output transfers the inverted value of the timer counter to the accumulator or data memory using port P5 input instructions [IN %IP05, A] and [IN %IP05, @LR]. Thus, 1 is read at reset. (Decrement)




Figure 3.5 Timer counter configuration

3.2.3 Watchdog timer output

The watchdog timer output becomes active $2^{16}/f_c$ (s) after the timer is reset. If the timer is not reset again before timer reset, TC9028P and TC9028F regards this as a CPU runaway and resets the CPU.

4. Low power consumption operation

TC9028P and TC9028F features a hold mode for low power consumption operation.

4.1 Hold mode

The hold function stops system operation and holds the internal states in effect immediately before stopping.

The hold function is controlled by the port hold mode cancellation function and by the hold instruction [HOLD]. The hold cancel function is valid with pins P00~P03, and with pins P10~P13, P20~P23 (HCAN pins) which are switched using and option to input mode during hold mode.

4.1.1 Hold mode

Hold mode is activated by executing the hold instruction [HOLD]. Hold mode continues as long as the HCAN pins are at low level.

The following states are held during hold mode.

- (1) Oscillation stops and all internal operations stop.
- (2) The timer counter is cleared to 0.
- (3) Data memory, registers, and port latches hold the states immediately before entering hold mode. (Note that the status flag is set to 1.)
- (4) The program counter holds the 2 addresses after the hold instruction.
 - (After hold mode is cancelled, execution resumes with the instruction following the hold instruction.)

4.1.2 Hold mode cancellation

Hold mode is cancelled and normal operation resumes when high level is input to the HCAN pins during hold mode.

Hold mode is cancelled in the following sequence.

- (1) Oscillation begins.
- (2) Warming-up for the time required to stabilize oscillation. Internal operation remains stopped during warming-up.

The warming-up time is $2^{11}/f_c$ (s).

- (3) After the warming-up time has elapsed, normal operation resumes from the instruction following the hold instruction.
- Note 2: The fundamental clock is divided by the interval timer. If the oscillation frequency fluctuates after hold mode is cancelled, the warming-up time is not exactly the same as the value given above. Thus, the warming-up time has allowance.

Hold mode is also cancelled by setting the \overline{RST} pin to low level. In this case, the reset operation is performed immediately. Since normal operation begins at the same time the reset operation is cancelled, the \overline{RST} pin must be kept at the low level for the warming-up time until oscillation becomes stable.

If input to the HCAN pin is at high level, executing the hold instruction does not enter hold mode but instead moves immediately to the cancellation sequence (warming-up). The warming-up time in this case is an undefined value between $0\sim 2^{11}/f_c$ (s). Therefore, when the hold instruction is executed, input to the HCAN pin must be set to low level.

5. Reset

If the $\overline{\text{RST}}$ pin remains at low level for more than a minimum of 3 instruction cycles (15 fundamental clocks) when the power supply voltage is within the operating voltage range and oscillation is stable, the system is reset and the internal states are initialized.

When the $\overline{\text{RST}}$ pin is set to high level, the reset operation is cancelled and execution of the program at address 000H begins.

Table 5.1 Initialization of internal states by reset

Internal Hardware	Internal Hardware Initial Value		Initial Value				
Program counter (PC)	000 _H						
Status flag (SF)	1	Output latches (I/O ports)	See description of I/O circuits.				
Port register (PR)	0000 _B						

Instruction List

Function	N	Anemonic		Object	Code	Operation	FI	ag	Cycles
T unction	ľ	WINEITIONIC	Bin	ary	Hexadecimal	Operation	CF	SF	Cycles
	LD	A, @LR	0000	0110	06	$Acc \leftarrow RAM [LR]$	-	1	1
	LD	A, x	1001	0xxx	90 + x	$Acc \gets RAM\left[x\right]$		1	2
	LDL	A, @DC	0110	0111	67	$Acc \gets ROM [DC] L$		1	2
	LDH	A, @DC	0110	0110	66	$Acc \gets ROM [DC] H$	—	1	2
	ST	A, @LR	0111	0110	76	RAM [LR] ← Acc	—	1	1
	ST	#k, @LR	0011	kkkk	3k	$RAM\left[LR\right] \gets k$	—	1	1
	ST	A, x	1001	1xxx	98 + x	RAM [x] ← Acc		1	2
Transfer	LD	A, #k	0001	kkkk	1k	Acc ← k		1	1
	LD	L, #k	0010	kkkk	2k	$LR \leftarrow k$	-	1	1
	MOV	L, A	0000	1111	0F	$Acc \gets LR$		1	1
	MOV	A, L	0000	1100	0C	$LR \leftarrow Acc$		1	1
	MOV	D, A	0000	1110	0E	$Acc \leftarrow DC$	—	1	1
	MOV	A, D	0000	1101	0D	$DC \leftarrow Acc$	—	1	1
	MOV	A, P	0111	1110	7E	$PR \leftarrow Acc$	—	1	1
	MOV	Α, Τ	1000	1010	8A	$TR \leftarrow Acc$	—	1	1
	IN	%p, A	0110	0ppp	60 + p	Acc \leftarrow PORT [p]	-	Z	2
Input/Output	IN	%p, @LR	0110	1ppp	68 + p	$RAM\left[LR\right] \gets PORT\left[p\right]$	-	Z	2
πρανΟαιραί	OUT	A, %p	0111	0ppp	70 + p	PORT [p] ← Acc	-	1	2
	OUT	@LR, %p	0111	1ррр	78 + p	$PORT\left[p\right] \gets RAM\left[LR\right]$	_	1	2

Function	Ma	emonic		Object	Code	Operation	FI	ag	Cycles
FUNCTION	IVITI	emonic	Bin	ary	Hexadecimal	Operation	CF	SF	Cycles
	ADD	A, @LR	0000	0011	03	$Acc \leftarrow Acc + RAM [LR]$	_	Ē	1
	ADDC	A, @LR	0000	0100	04	$Acc \gets Acc + RAM [LR] + CF$	С	c	1
	ADD	A, #k	0100	kkkk	4k	$Acc \gets Acc + k$	—	Ē	1
	ADD	L, #k	0101	kkkk	5k	$LR \leftarrow LR + k$	—	c	2
	SUBRC	A, @LR	0000	0101	05	Acc \leftarrow RAM [LR] – Acc – \overline{CF}	С	С	1
Operation (arithmetic &	INC	@LR	0000	1001	09	$RAM\left[LR\right] \gets RAM\left[LR\right] + 1$		c	1
Logical)	DEC	@LR	0000	1000	08	$RAM\left[LR\right] \gets RAM\left[LR\right] - 1$	—	С	1
	INC	D	0000	1011	0B	$DC \leftarrow DC + 1$	—	c	1
	DEC	D	0000	1010	0A	DC ← DC - 1	—	С	1
	AND	A, @LR	0000	0000	00	Acc \leftarrow Acc \land RAM [LR]	—	Z	1
	OR	A, @LR	0000	0001	01	$Acc \leftarrow Acc \lor RAM \ [LR]$	—	Z	1
	XOR	A, @LR	0000	0010	02	$Acc \leftarrow Acc \; \forall \; RAM \; [LR]$		Z	1
	CLR	@LR, b	1000	01bb	84 + b	RAM [LR] b ← 0		1	2
Bit manipulation	SET	@LR, b	1000	00bb	80 + b	RAM [LR] b ← 1		1	2
	TEST	@LR, b	1000	11bb	8C + b	$SF \leftarrow RAM[LR]b$	—	*	2
	CLR	CF	1000	1011	8B	$CF \leftarrow 0$	0	1	2
Flag manipulation	SET	CF	1000	1001	89	CF ← 1	1	1	2
	TESTP	CF	0111	0111	77	$SF \gets CF$	—	*	1
Branch	BSS	а	11dd	dddd	C0 + d	if SF = 1 then PC ← a else null, a = PC ₉₋₆ .d	—	1	2
	LD	MBR, #k	1011	kkkk	Bk	$MBR \leftarrow k$	—	_	1
Subroutine	CALLS	а	1010	nnnn	An	STACK ← PC, PC ← a, a = 2n (n = 1~15)	_	—	2
	RET		0110	1110	6E	$PC \leftarrow STACK$	—	—	2
CPU control	HOLD		0000	0111	07	hold	—	1	1
	NOP		0111	1111	7F	no operation	—	_	1
Timer counter control	TMRST		1000	1000	88	reset timer counter	_	_	1

Note 3: C : Carry from the highest digit for addition and non-borrow to the highest digit for subtraction.

Z : Zero detection data are 1 when data transferred to the accumulator or RAM are 0000_B .

* : Value specified by operation is set.

— : No flag change.

Note 4: The PC contains the address following the instruction being executed.

<u>TOSHIBA</u>

Instruction Code Map

Lower Upper	0	1	2	3	4	5	6	7	8	9	А	В	с	D	E	F
0	AND A, @LR	OR A, @LR	XOR A, @LR	ADD A, @LR	ADDC A, @LR	SUBRC A, @LR	LD A, @LR	HOLD	DEC @LR	INC @LR	DEC D	INC D	MOV A, L	MOV A, D	MOV D, A	MOV L, A
1							LD	A, #k								
2		LD L, #k														
3		ST #k, @LR														
4		ADD A, #k														
5		ADD L, #k														
6			in %	6p, A			LDH A, @DC	A, A, IN %p, @LR RET								
7			OUT	A, %p			ST A, @LR	TESTP OUT @LR, %p MOV A P NC						NOP		
8		SET @	ØLR, b			CLR @	PHL, b		TMRST SET MOV CLR TMRST CF A, T CF TEST @LR, b							
9				LD /	4 , х				ST A, x							
А							CALLS	а								
В							LD M	BR, #k								
C																
D																
E							BSS a									
F																

Note 5: Blank code is undefined.

Note 6:

] 1-Cycle instruction

2-Cycle instruction

Maximum Ratings (Ta = 25°C)

Characteristics		Symbol	Symbol Rating		
Power supply voltage		V _{DD}	-0.3~5.0	V	
Input voltage		V _{IN}	$V_{SS} - 0.3 \sim V_{DD} + 0.3$	V	
Output current		I _{OUT} (P53)	-20	mA	
Power dissipation	TC9028P	PD	350	mW	
	TC9028F	гD	300	11177	
Operating temperature		T _{opr}	-20~75	°C	
Storage temperature		T _{stg}	-40~125	°C	


Electrical Characteristics Recommended Operating Conditions (In *marked items, Ta = -20~75°C, unless otherwise specified, V_{DD} = 3.0 V, Ta = 25°C)

Characteristics		Symbol	Test Circuit	Test Condition	Min	Тур.	Max	Unit	
Operation power supply voltage *		V _{DD}	-	—	2.0	_	4.0	V	
Oscillation frequency *		f _{osc}	—	—	400	_	800	kHz	
Input voltage	"H" level	VIH	_	Except hysteresis input	V _{DD} × 0.7	_	V _{DD}	v	
		VIH		Hysteresis input (RST)	$V_{DD} \times 0.8$	—	V _{DD}		
	"L" level	V _{IL}	_	Except hysteresis input	0	_	V _{DD} × 0.3	V	
		V _{IL}		Hysteresis input (\overline{RST})	0	—	$V_{DD} \times 0.2$		

DC Characteristics (unless otherwise specified, V_{DD} = 3.0 V, Ta = 25°C)

Characteristics		Symbol	Test Circuit	Test Condition	Min	Тур.	Max	Unit
Operation power supply current		I _{DD}	-	f _c = 455 kHz	_	_	1.0	mA
Static dissipation	current	I _{QD}	_	at hold function	_	_	1.0	μA
Pulldown resistance		R _D	_	(P0, P1, P2)	100	_	400	kΩ
Pullup resistance		RU	_	(RST)	25		100	kΩ
Output current	"H" level	I _{ОН}	_	V _{OH} (P53) = 1.5 V	-10		_	mA
	"L" level	I _{OL}		V _{OL} (P52) = 1.5 V	5		_	
Input leak current		ILI	_	$V_{IN} = V_{DD} \cdot V_{SS}$	-1.0	_	1.0	μA


Application Circuit



Package Dimensions


DIP20-P-300-2.54A

Unit : mm



Weight: 1.4 g (typ.)

Package Dimensions



Weight: 0.48 g (typ.)

RESTRICTIONS ON PRODUCT USE

Handbook" etc..

- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.
 In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk.
- The products described in this document are subject to the foreign exchange and foreign trade laws.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
- The information contained herein is subject to change without notice.