

TOSHIBA CMOS DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC

# TC9307AF


## SINGLE CHIP DTS CONTROLLER WITH BUILT-IN PRESCALER·PLL·LCD DRIVER (DTS-12)

TC9307AF is a 4bit CMOS single chip microcontroller for digital tuning system with built-in prescaler, PLL and LCD driver.

It can compose a single chip type digital tuning system and is suitable for application to radio cassette equipment.

CPU has 4bit parallel addition and subtraction (AI/SI instructions), logical operation (OR, AN instructions), plural bit judge, comparison instructions (TM, SL instructions) and time base function.

The package is of 44-pin mini-flat type, and it provides with abundant I/O ports and exclusive key-input ports controlled by the powerful input/output instructions (IO, KEY instructions), and besides has exclusive LCD terminal of 1/4 duty·1/3 bias driving with built-in 3V voltage regulation circuit. 2-modulus prescaler, PLL circuit, and 16bit general purpose IF counter for generating auto-stop signal through counting IF signal are incorporated.



Weight : 0.8g (Typ.)

### FEATURES

- 4bit microcontroller for digital tuning system.
- 5V ± 10% single power supply. CMOS structure with low power consumption.
  - At PLL operation :  $V_{DD} = 4.5 \sim 5.5V$
  - At only CPU operation :  $V_{DD} = 3.0 \sim 5.5V$
- Back up of data memory (RAM) and of various kinds of ports are easily made. (With  $\overline{INH}$  terminal)
- Built-in LCD driver (1/4 duty, 1/3 bias, driving frequency : 125Hz, 52 segment max.) and 3V voltage regulation circuit for display.
- Program memory (ROM) : 16bit × 2048 steps.
- Data memory (RAM) : 4bit × 128 words.
- 65 kinds of powerful instruction sets. (All are single-word instructions)
- Crystal resonator of 150kHz or 75kHz can be selected with program.
- Instruction execution time : 150kHz crystal connection : 40  $\mu s$   
: 75kHz crystal connection : 80  $\mu s$
- Abundant instructions of addition and subtraction. (12 kinds of addition instruction, 12 kinds of subtraction instructions)
- Powerful compound judgment instructions. (TMTR, TMFR, TMT, TMF, TMTN, TMFN instructions)

980910EBA2

● TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.


● The products described in this document are subject to the foreign exchange and foreign trade laws.

● The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.


● The information contained herein is subject to change without notice.

- Data transfer in the same low address is possible.
- Indirect data transfer with registers is possible. (MVRD, MVRS, MVGD, MVGS instructions)
- Powerful 16 general registers. (arranged in RAM)
- Stack level : 1 level
- Program memory (ROM) has no conception of page, field, and JUMP and CAL instructions can be freely made among 2048 steps.
- It is possible to freely refer to the contents, 16 bits, of optional address within 1024 steps in program memory (ROM). (DAL instruction)
- Powerful input and output instruction (IO, KEY instructions)
- Exclusive input port (K0~K3) and output port (T0~T5) for key matrix.
- Abundant 19 I/O ports. (port which can be assigned to input or output for each bit : 7 (max.), exclusive input : 6 (max.), exclusive output port : 7)
- Port of segment outputs can be changed to I/O ports for each bit, and vice versa. (S10/P22, S11/P21, P20/S12, P13/S13)
- 3 kinds of back-up mode (only CPU operation, Crystal oscillation and Clock stop) can be selected by instructions. (CKSTP, WAIT instruction)
- 2Hz timer F/F, 8Hz timer F/F (4Hz at 75kHz crystal connection), 10Hz/20Hz interval pulse output are provided. (Internal port for time base use)
- Independent frequency input terminal at FM and AM (FM<sub>IN</sub>, AM<sub>IN</sub>) and two phase-comparator outputs (D01, D02)
- 9 kinds of reference frequency can be selected with program.  
(At 150kHz crystal connection : 1kHz, 3kHz, 3.125kHz, 5kHz, 6.25kHz, 10kHz, 12.5kHz, 25kHz, 50kHz)  
(At 75kHz crystal connection : 1kHz, 3kHz, 3.125kHz, 5kHz, 6.25kHz, 12.5kHz, 25kHz)
- Locked condition of PLL can be detected.
- 16bit universal-type IF counter is built in, and input terminal of IF counter can be changed to general purpose input port. (IF<sub>IN</sub>/IN)

**PIN CONNECTION**












BLOCK DIAGRAM



PIN FUNCTION

PIN No.	SYMBOL	PIN NAME	FUNCTION AND OPERATION	REMARKS
1, 2, 43, 44	K <sub>0</sub> ~K <sub>3</sub>	Key Input Port	This is a 4bit input port for key matrix input. 24 (=4×6) key can be used with matrix made with T <sub>0</sub> ~T <sub>5</sub> key return Timing Output Port. All these terminals are built in pull-down resistance.	
3~8	T <sub>0</sub> ~T <sub>5</sub>	Key Return Timing Output Port	This is a 4bit output port for key Return Timing Output. Usually, it's used for output of the timing signal for key matrix.	
9	V <sub>LCD</sub>	3V Regulation Voltage Output Terminal	This is a 3V regulation voltage output terminal for driving LCD. Connect the resistance and capacitors in series between V <sub>DD</sub> and V <sub>LCD</sub> terminal. (Typ. R = 1kΩ, C = 1μF) As regulation voltage output has temperature characteristic of -15mV/°C, it can control the influence of temperature on LCD display. (Note)Output is fixed "H" level at executing system reset and CKSTP instruction.	
10~13	COM1~COM4	LCD Common Output	This is a LCD drive output terminal of 1/4 duty, 1/3 bias type. Display of maximum 52 segments are available with matrix made with COM1~COM4 and S1~S13. The frame frequency is 125kHz and it outputs four value of voltage V <sub>DD</sub> , 1/3 level, 2/3 level, V <sub>LCD</sub> .	
14~23	S <sub>1</sub> ~S <sub>9</sub>	LCD Segment Output	The data of segment terminal is output by the execution of SEG instruction and MARK instruction. (Note)Output is fixed "H" level at executing system reset and CKSTP instruction.	

PIN No.	SYMBOL	PIN NAME	FUNCTION AND OPERATION	REMARKS
24, 25	S <sub>10</sub> /P <sub>22</sub> S <sub>11</sub> /P <sub>21</sub>	LCD Segment Output / I/O Port	<p>This terminal can be used both as I/O port and segment output.</p> <p>It can be assigned to general I/O port or segment output for each bit by program.</p> <p>Assignment to I/O port on segment output is executed by contents of segment control port.</p> <p>At using as I/O port, it can set up the input/output port for each bit.</p>	
26, 27	P <sub>20</sub> /S <sub>12</sub> P <sub>13</sub> /S <sub>13</sub>	I/O Port / LCD Segment Output	<p>(Note)At executing system reset, each terminal is set up segment output (S<sub>10</sub>, S<sub>11</sub>) and input port (P<sub>20</sub>, P<sub>13</sub>).</p> <p>At executing CKSTP instruction, segment output is fixed "H" level and Output port is "L" level automatically.</p>	
28~30	P <sub>10</sub> ~P <sub>12</sub>	I/O Port	<p>These are 3bit general purpose I/O port. It can be assigned to input or output for each bit by program.</p> <p>(Note)At system reset, I/O port is set up input, port.</p> <p>At executing CKSTP instruction, output port is fixed at "L" level automatically.</p>	
31	MUTE	Muting Output Port	<p>This is a 1bit output port.</p> <p>This is usually used as muting control signal output.</p>	
32	IF <sub>IN</sub> /IN	IF Counter Input / Input Port	<p>This is a IF signal input terminal of 16bit general purpose IF counter and can be input frequency of 0.3~12MHz (0.4V<sub>p-p</sub> min.).</p> <p>This terminal has built-in amplifiers, and operates with C-connection and small amplitude. This terminal can be used as input port by content of IN control port.</p> <p>(Note)At assignment of IF inputs, when <math>\overline{\text{INH}}</math> terminal is "L" level, this terminal is set up pull-down.</p>	

PIN No.	SYMBOL	PIN NAME	FUNCTION AND OPERATION	REMARKS
33, 34	DO1, DO2	Phase Comparator Output	This is a Phase comparator output terminal of PLL. D01 and D02 are parallel outputs. Therefore, optimum filter constant can be designed for each band of FM/AM.	
35	$\overline{\text{INH}}$	Inhibit Input	This is a signal input terminal for selecting radio mode. "H" : radio ON, "L" : radio OFF In radio OFF mode, PLL and IF counter become reset condition. Further, if CKSTP instruction is used in the program and this CKSTP instruction is executed while $\overline{\text{INH}}$ is at "L" level, the internal clock generator and CPU stop their operations, and memory back up condition can be realized at low current consumption (less than 1 $\mu$ A). At this time, segment output terminal is fixed "H" level and other output is "L" level automatically.	
36	FM <sub>IN</sub>	FM Programmable Counter Input	Prescaler input terminal at FM band. Local oscillator output signal (VCO output) of 50~130MHz is input. This terminal has built-in amplifier and operates with C-connection and small amplitude. (Note)In LF mode or HF mode and $\overline{\text{INH}} = \text{"L"}$ level, this terminal is set up pull-down.	
38	AM <sub>IN</sub>	AM Programmable Counter Input	Programmable counter input terminal at AM band. Direct-dividing mode (LF mode) and Pulse-swallow mode (HF mode) can freely be changed over. In direct-dividing mode, local oscillator output signal (VCO output) of 0.5~10MHz (0.4V <sub>p-p</sub> min.) is input, and in pulse-swallow mode, local oscillator output signal of 5~60MHz (0.4V <sub>p-p</sub> min.) is input. This terminal has built-in amplifier and operates with C-connection and small amplifier. (Note)In FM mode an $\overline{\text{INH}} = \text{"L"}$ level, the terminal is set up pull-down	

PIN No.	SYMBOL	PIN NAME	FUNCTION AND OPERATION	REMARKS
40	$\overline{X_T}$	Crystal Oscillation Terminal	This is a crystal oscillation terminal. Connect 150kHz or 75kHz crystal resonator for reference. Selection of 150kHz/75kHz is executed by contents of internal 75kHz port. (75kHz = "0" : 150kHz, 75kHz = "1" : 75kHz) At executing CKSTP instruction, crystal oscillation stops.	
41	$X_T$			
42	$\overline{INT}$	Initializing Input	This is a system reset signal input terminal of device. During $\overline{INT}$ is at "L" level, reset is applied, and when "H" level is reached, program starts from address 0. When voltage of 0V→3V is supplied to $V_{DD}$ terminal, system reset is usually executed (power-on reset), so this terminal is fixed at "H" level to be used. (Note)If power supply voltage is applied to $V_{DD}$ terminal at "L" level of $\overline{INT}$ terminal, device is set up test mode condition.	
39	$V_{DD}$	Power Supply Terminal	This is power supply terminal. At PLL operation, voltage of 4.5~5.5V is supplied. At CPU operation only, supply voltage can be reduced down to 3V and further, down to 1.7V at back up condition (at executing CKSTP instruction). When voltage of 0V→3V is supplied to this terminal, system reset is executed to device and program starts from address 0. (Power-on reset) (Note)For power-on reset operation, design the rising time of power supply voltage to device to be time of 10~100ms. (Note)As the content of each port (output port, internal port, etc.) is indefinite at the time of power supply, so initialization must be made by program according to your use.	—
37	GND			



## MAXIMUM RATINGS (Ta = 25°C)

CHARACTERISTIC	SYMBOL	RATING	UNIT
Power Supply Voltage	V <sub>DD</sub>	-0.3~6.0	V
Input Voltage	V <sub>IN</sub>	-0.3~V <sub>DD</sub> + 0.3	V
Power Dissipation	P <sub>D</sub>	400	mW
Operating Temperature	T <sub>opr</sub>	-20~60	°C
Storage Temperature	T <sub>stg</sub>	-55~125	°C

ELECTRICAL CHARACTERISTICS (Unless otherwise specified, Ta = 25°C, V<sub>DD</sub> = 5.0V)

CHARACTERISTIC	SYMBOL	TEST CIRCUIT	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Operating Power Supply Voltage Range	V <sub>DD1</sub>	—	At CPU, PLL operation *	4.5	5.0	5.5	V
	V <sub>DD2</sub>	—	At only CPU operation *	3.0	5.0	5.5	
Memory Holding Voltage Range	V <sub>HD</sub>	—	Crystal oscillation stops (Excuting CKSTP instrucion) *	1.7	~	5.5	
Operating Power Supply Current	I <sub>DD1</sub>	—	At CPU, PLL operation, F <sub>M<sub>IN</sub></sub> = 130MHz	—	10	25	mA
	I <sub>DD2</sub>	—	At only CPU operation, X <sub>T</sub> = 150kHz V <sub>DD</sub> = 5V	—	100	200	
	I <sub>DD3</sub>	—	At only CPU operation, X <sub>T</sub> = 75kHz V <sub>DD</sub> = 5V	—	50	100	μA
	I <sub>DD4</sub>	—	At only crystal oscillation, X <sub>T</sub> = 150kHz V <sub>DD</sub> = 5V	—	80	150	
	I <sub>DD5</sub>	—	At only crystal oscillation, X <sub>T</sub> = 75kHz V <sub>DD</sub> = 5V	—	40	80	
Memory Holding Power Supply Current	I <sub>HD</sub>	—	Crystal oscillation stop, V <sub>DD</sub> = 5V	—	0.07	1.0	
Crystal Oscillation Frequency	f <sub>X<sub>T</sub></sub>	—	*	—	75 or 150	—	kHz

Programmable counter, IF counter

Operating Frequency Range	f <sub>FM</sub>	—	F <sub>M<sub>IN</sub></sub> input, V <sub>IN</sub> = 0.4V <sub>p-p</sub> *	50	~	130	MHz
	f <sub>HF</sub>	—	A <sub>M<sub>IN</sub></sub> input (HF mode), V <sub>IN</sub> = 0.4V <sub>p-p</sub> *	5	~	60	
	f <sub>LF</sub>	—	A <sub>M<sub>IN</sub></sub> input (LF mode), V <sub>IN</sub> = 0.4V <sub>p-p</sub> *	0.5	~	10	
	f <sub>IF</sub>	—	I <sub>F<sub>IN</sub></sub> input, V <sub>IN</sub> = 0.4V <sub>p-p</sub> *	0.3	~	12	
Operating Input Amplitude Range	f <sub>FM</sub>	—	F <sub>M<sub>IN</sub></sub> input, F <sub>IN</sub> = 50~130MH *	0.4	~	V <sub>DD</sub> - 0.5	V <sub>p-p</sub>
	f <sub>HF</sub>	—	A <sub>M<sub>IN</sub></sub> input (HF mode), F <sub>IN</sub> = 5~60MHz *	0.4	~	V <sub>DD</sub> - 0.5	
	f <sub>LF</sub>	—	A <sub>M<sub>IN</sub></sub> input (LF mode), F <sub>IN</sub> = 0.5~10MHz *	0.4	~	V <sub>DD</sub> - 0.5	
	f <sub>IF</sub>	—	I <sub>F<sub>IN</sub></sub> input, F <sub>IN</sub> = 0.3~12MHz *	0.4	~	V <sub>DD</sub> - 0.5	
Amp. Feedback Resisitance	R <sub>f1</sub>	—	F <sub>M<sub>IN</sub></sub> , A <sub>M<sub>IN</sub></sub> , I <sub>F<sub>IN</sub></sub> input	250	500	1500	kΩ

(Note) Items marked with \* are guaranteed within the range of V<sub>DD</sub> = 4.5~5.5V, Ta = -20~60°C

CHARACTERISTIC	SYMBOL	TEST CIR-CUIT	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
----------------	--------	---------------	----------------	------	------	------	------

3V voltage regulation circuit for LCD driving, LCD output

Regulation Voltage Range	V <sub>LCD</sub>	—	V <sub>DD</sub> Reference	-3.25	-3.0	-2.75	V	
Temperature Characteristic Of Regulation Voltage	D <sub>V</sub>	—	—	—	-15	—	mV/°C	
Output Voltage	1/3 Level	V <sub>O1</sub>	—	V <sub>LCD</sub> = 2V, V <sub>DD</sub> = 5V, No-Load, GND Reference	2.8	3.0	3.2	V
	2/3 Level	V <sub>O2</sub>	—	V <sub>LCD</sub> = 2V, V <sub>DD</sub> = 5V, No-Load, GND Reference	3.8	4.0	4.2	

MUTE, T<sub>0</sub>~T<sub>5</sub>, P10~P22

Output Current	"H" Level	I <sub>OH1</sub>	—	V <sub>OH</sub> = 4.0V	-2.0	-7.0	—	mA
	"L" Level	I <sub>OL1</sub>	—	V <sub>OL</sub> = 1.0V	2.0	5.0	—	
Input Voltage	"H" Level	V <sub>IH1</sub>	—	(P10~P22)	3.5	~	5.0	V
	"L" Level	V <sub>IL1</sub>	—	(P10~P22)	0	~	1.5	
Input Leakage Current		I <sub>LI</sub>	—	V <sub>IH</sub> = 5.0V, V <sub>IL</sub> = 0V (P10~P22)	—	—	±1.0	μA

D01, 2 output

Output Current	"H" Level	I <sub>OH1</sub>	—	V <sub>OH</sub> = 4.0V	-2.0	-7.0	—	mA
	"L" Level	I <sub>OL1</sub>	—	V <sub>OL</sub> = 1.0V	2.0	5.0	—	
Output Off-Leakage Current		I <sub>TL</sub>	—	V <sub>TLH</sub> = 5.0V, V <sub>TLL</sub> = 0V	—	—	±100	nA

INT̄ input, input port (K<sub>0</sub>~K<sub>3</sub>, IN)

Input Voltage	"H" Level	V <sub>IH1</sub>	—	—	3.5	~	5.0	V
	"L" Level	V <sub>IL1</sub>	—	—	0	~	1.5	
Input Leakage Current		I <sub>LI</sub>	—	(INT̄, IN Input) V <sub>IH</sub> = 5.0V V <sub>IL</sub> = 0V	—	—	±1.0	μA
Input Pull-Down Resistance		R <sub>IN1</sub>	—	(K <sub>0</sub> ~K <sub>3</sub> Input)	50	150	300	kΩ

INH input port




Input Voltage	"H" Level	V <sub>IH2</sub>	—	—	4.3	~	5.0	V
	"L" Level	V <sub>IL2</sub>	—	—	0	~	2.7	
Input Leakage Current		I <sub>LI</sub>	—	V <sub>IH</sub> = 5.0V, V <sub>IL</sub> = 0V	—	—	±1.0	μA

Crystal oscillation terminal

Amp. Feedback Resistance	R <sub>f2</sub>	—	(X <sub>T</sub> Input)	1	5	15	MΩ
X <sub>T</sub> Output Resistance	R <sub>OUT</sub>	—	(X <sub>T</sub> Output)	50	150	300	kΩ

OUTLINE DRAWING  
QFP44-P-1414-0.80A

Unit : mm



Weight : 0.8g (Typ.)