Ver 1.1

TFT LCD Specification

Model NO.: TD028STEB2

Customer Signature						
Date						

This technical specification is subjected to change without notice.





Table of Contents

NO.	Item	Page
	Cover Sheet	1
	Table of Contents	2
	Record of Reversion	3
1	Features	4
2	General Specification	4
3	Input / Output Terminals	5
4	Absolute Maximum Ratings	8
5	Electrical Characteristics	9
6	Block Diagram	11
7	Timing Chart	12
8	Power On/Off Sequence	22
9	Optical Characteristics	23
10	Reliability	27
11	Handling Cautions	28
12	Mechanical Drawing	31
13	Packing Drawing	33



Record of Reversion

Rev	Issued Date	Description
0.0	Jul, 8, 2005	New
0.1	Sep, 22, 2005	1. Update Weight in Page 4.
		2. Update 5.1 Driving TFT LCD Panel
		3. Update 7.3 Setup / Hold Timing Chart
		4. Update 8 Power ON/OFF Sequence
		5. Add 8.3 Command descriptions
0.2	Mar, 1, 2006	1. Update Power consumption, LCD Panel + System
		2. Update 3 INPUT/OUTPUT TERMINALS
		3. Update 12 Mechanical Drawing for T/P outline enlarged
1.0	Mar, 28, 2006	Apply for production
		1. Update 5.1 Driving TFT LCD Panel
		2. Update 6. BLOCK DIAGRAM
		3. Update 7.1 Display timing
		4. Update 7.3 Setup/Hold Timing chart
1.1	July, 20, 2006	1. Update 5.1 Driving TFT LCD Panel
		2. Update 7.3 Setup / Hold Timing chart
		3. Update 8.1 Power On Sequence
		4. Update 12 Panel drawing with 2nd source T/P

Page: 3/33



1. FEATURES

The 2.8 inch (real 2.83 inch) LCD module is the Transflective active matrix color TFT LCD module. LTPS (Low Temperature Poly Silicon) TFT technology is used and COG design are built on the panel. Highly integrated LCD module includes backlight and TFT LCD panel with minimal external circuits and components required.

2. GENERAL SPECIFICATION

I	tem	Description	Unit
Display Size (Diagonal)		2.8 inch (real 2.83 inch)	-
Display Type		Transflective	-
Active Area (HxV)		43.2 X 57.6	mm
Number of Dots (HxV)		240 x RGB x 320	dot
Dot Pitch (HxV)		0.06 X 0.180	mm
Color Arrangement		RGB Stripe	-
Color Numbers	pers 262,144 (18 bits)		-
Outline Dimension (Hx ^v	VxT)	52.9 X 71.7 X 4.2 (FPC excluded)	mm
Weight		35 (Max)	g
LCD Panel +		22	
Power consumption	System	23	mW
	Backlight	288 (Typ, I _F = 20mA)	

Page: 4/33



3. INPUT/OUTPUT TERMINALS

3.1 TFT LCD module

Recommend connector: FH23-61S-0.3SHW, HIROSE

Pin	Symbol	P/I/O	Description	Remark
1	DE	1	Data enable	
2	MCLK	1	Main clock	
3	RESET	I	IC Reset	
4	YU	ı	TSP YU Signal	
5	GND	Р	Ground	
6	N.C.	-	No connection	
7	N.C.		No connection	
8	GND	Р	Ground	
9	N.C.		No connection	
10	N.C.		No connection	
11	N.C.		No connection	
12	N.C.		No connection	
13	GND	Р	Ground	
14	XL	0	TSP XL Signal	
15	N.C.		No connection	
16	N.C.		No connection	
17	N.C.		No connection	
18	N.C.		No connection	
19	GND	Р	Ground	
20	DVDD	Р	Logic Power	
21	DVDD	Р	Logic Power	
22	N.C.		No connection	
23	N.C.		No connection	
24	YL	I	TSP YL Signal	
25	GND	Р	Ground	
26	N.C.		No connection	
27	XR	0	TSP XR Signal	
28	DVDD	Р	Logic Power	
29	D17	I	Red data (R5)	
30	D16	I	Red data (R4)	
31	D15	I	Red data (R3)	
32	D14	I	Red data (R2)	
33	D13	I	Red data (R1)	

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.

Page: 5/33



34	D12	1	Red data (R0)
35	D11	I	Green data (G5)
36	D10	I	Green data (G4)
37	D9	I	Green data (G3)
38	D8	I	Green data (G2)
39	D7	I	Green data (G1)
40	D6	I	Green data (G0)
41	D5	I	Blue data (B5)
42	D4	I	Blue data (B4)
43	D3	I	Blue data (B3)
44	D2	I	Blue data (B2)
45	D1	I	Blue data (B1)
46	D0	I	Blue data (B0)
47	N.C.		No connection
48	CS	I	Chip select
49	SCL	I	SPI / Write clock
50	SDA	I/O	SPI / Data input
51	NC		No connection
52	HSYNC	I	Horizontal sync signal
53	GND	Р	Ground
54	N.C.		No connection
55	N.C.		No connection
56	VSYNC	I	Vertical sync signal
57	LED+	Р	LED ANODE
58	LED+	Р	LED ANODE
59	LED-	Р	LED CATHODE
60	LED-	Р	LED CATHODE
61	GND	Р	Ground

Page: 6/33


The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.



3.2 Touch panel Pin

Touch Panel Pin	Module Pin	Symbol	Description	Remark
1	27	XR	Touch Panel Right Side	
2	24	YL	Touch Panel Lower Side	
3	14	XL	Touch Panel Left Side	
4	4	YU	Touch Panel Upper Side	

Pin Assignment for Touch panel



Touch Panel Pin Name						
Pin No	Note					
1	XR	Glass				
2	YL	Film				
3	XL	Glass				
4	YU	Film				

Page: 7/33




4.ABSOLUTE MAXIMUM RATINGS

GND=0V

Item	Symbol	MIN	MAX	Unit	Remark
Logic Supply Voltage	DVDD	-0.3	3.6	V	
Touch Panel Operation Voltage	VTouch	-	5	V	
Backlight LED forward Voltage	V_{F}	-	14.4	V	
Backlight LED reverse Voltage	V_R	-	20	V	
Backlight LED forward current	т		25	A	Note
(Ta=25°C)	$ m I_F$	-	25	mA	Note
Operating Temperature	Topr	-20	+60	$^{\circ}\!\mathbb{C}$	
Storage Temperature	Tstg	-30	+70	$^{\circ}\!\mathbb{C}$	

Note: Relation between maximum LED forward current and ambient temperature is showed as bellow.

Ambient Temperature vs. Allowable Forward Current



Page: 8/33

Ta=25°C



5.ELECTRICAL CHARACTERISTICS

5.1 Driving TFT LCD Panel

Allowable Operation condition (Ta= $-20 \sim +60^{\circ}\text{C}$, VSS=0V)

Item	Symbol	MIN	TYP	MAX	Unit	Remark
Supply Voltage (DC/DC)	DVDD	2.5	2.8	3.3	V	
Logic high-level input	Vih	0.8DVDD	_	DVDD	٧	VSYNC · HSYNC ·
Logic low-level input	Vil	GND	_	0.2DVDD	٧	MCLK、 DE、Data
Leakage Current	iL	-1	_	1	Α	
DVDD Supply Current	I _{DVDD}		4.1	4.37	mA	Note

Note: The typical supply current specification is measured at the line inversion test pattern (black and white interlacing horizontal lines as the diagram shown below)



5.2 Driving backlight

Item	Symbol	MIN	TYP	MAX	Unit	Remark
Forward Current	IF	-	20	25	mA	LED/Part
LED Life Time	-	-	10000	-	Hr	I _F : 20mA
Forward Current Voltage	V_{F}	-	14.4	16	V	IF: 20mA ,LED/Part

Note: Backtlight driving circuit is recommend as the fix current circuit.

Page: 9/33





5.3 Driving touch panel (Analog resistance type)

Ta=25°C


Item	Symbol	MIN	TYP	MAX	Unit	Remark
Resistor between terminals (XR-XL)	Rx	200	-	1300	Ω	
Resistor between terminals (YU-YL)	Ry	200	-	1300	Ω	
Operation Voltage	V _{Touch}	-	5	-	V	DC
Line Linearity (X direction)	-	-1.5	-	+1.5	%	Note
Line Linearity (Y direction)	-	-1.5	-	+1.5	%	Note
Chattering	-	-	10	-	ms	
Surface Hardness	-	3	-	-	Н	JIS K 5600
Minimum tension for detecting	-	-	-	80	g	
Insulation Resistance	Ri	20	-	-	МΩ	At DC 25V

Note. The minimum test force is 80 g.

Page: 10/33



6. BLOCK DIAGRAM



Page: 11/33

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.



7. TIMING CHART

7.1 Display timing


Display	Parameter	Symbol	Conditions	ı	- Unit		
Mode	i arameter	Symbol	Conditions	MIN	TYP	MAX	OTILL
	Vertical cycle	VP	-	323	326	340	Line
	Vertical data start	VDS	VS+VBP	_	4	_	Line
	Vertical front porch	VFP	-	_	2	_	Line
	Vertical back portch	VBP	-	_	2	_	Line
	Vertical active area	VDISP	-	_	320	_	Line
	Horizontal cycle	HP	-	260	280	300	dot
	Horizontal front porch	HFP	-	_	10	_	dot
Normal	Horizontal Sync Pulse width	HS	-	_	10	_	dot
	Horizontal Back porch	HBP		_	20	_	dot
	Horizontal Data start	HDS	HS+HBP	_	30	_	dot
	Horizontal active area	HDISP	-	_	240	_	dot
	Clock frequency	fclk	-	5.02	6.39	6.85	MHz
	, ,	tclk		199	156	146	ns

Page: 12/33




7.2 Input timing chart

< Vertical Timing chart >



< Horizontal Timing chart >




*1 The frequency of CLK should keep in the range as input timing chart determined whether in display or blanking region to ensure IC operating normally.


The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.

Page: 13/33



7.3 Setup / Hold Timing chart






Page: 14/33





Note1:

Maximum Timing chart:





Minimum Timing chart ·







If the VS falling edge and HS rising edge are in the same time, the timing is in the margin and not surely which is the first valid data line.









If VS falling edge is delay some time after HS rising edge, this timing will cause the first valid data line delay one HS time.

Page: 15/33

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.



Parameter	Symbol	Conditions		Unit		
Farameter	Syllibol	Conditions	MIN	TYP	MAX	Ullit
Vertical Sync. Setup time	tvsys		20	-	-	ns
Vertical Sync. Hold time	tvsyh		20	-	-	ns
Horizontal Sync. Setup time	thsys		20	-	-	ns
Horizontal Sync. Hold time	thsyh		20	-	-	ns
Phase difference of Sync.	thv	240x320	-(HS-1)		240	clk
Signal Falling edge (Note1)	lliv			_		CIK
Clock "L" Period	tckl		75	-	-	ns
Clock "H" Period	tckh		75	-	-	ns
Data setup time	tds		20	-		ns
Data Hold time	tdh		20	-	-	ns
DE timing (1)	tdes		-5	_	_	ns
DE timing (2)	tdeh		30	_	_	ns

Note: Thy range if it can't meet our spec, just give up first Hsync. It can't impact any side effect.

Page: 16/33




<SERIAL INTERFACE>

The LCM support the 3-pin serial interface to set internal register. Read/Write bit RW, Serial address A6 to A0 and serial data D7 to D0 are read at the rising edge of the serial clock, via the serial input pin. This data is synchronized on the rising edge of eighth serial clock and is then converted to parallel data. The serial interface signal timing chart is shown below.

Serial interface signal timing chart

Write Mode (RW=L)



The shift register and counter are reset to their initial values when the chip select signal is inactive. Do not set the chip select signal to inactive between transmission of an 8-bit address and 8-bit data set for the command.

When using SCL wiring, the module has to be designed carefully to avoid any noise coming from reflection or from external sources. We recommand checking operation with the actual module.


If there is a break in data transmission by RESETB or CS pulse, while transferring a Command or Parameter, before Bit D0 of the byte has been completed, then LCM will reject the previous bits and have reset the interface such that it will be ready to receive the same byte re-transmitted when the chip select line (CS) is activated after RESETB have been High state.

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.

Page: 17/33



Read Mode (RW=H)



The read mode of the interface means that the micro controller reads data from the LCM.

To do so the micro controller first has to send a command: the read status command.

Then the following byte is transmitted in the opposite direction. After that CS is required to go high.

The LCM samples the SDA data input at rising SCL edges, but shifts SDA data output at falling SCL edges. Thus the micro controller is supposed to read SDA data at rising SCL edges.


After the read status command has been sent, the SDA line must be set to tristate not later then at the rising SCL edge of the last bit.

The LCM can read data of the Register0 to Register63

Page: 18/33



Serial interface and reset waveform (VIH=0.8DVDD, VIL=0.2DVDD)



Serial interface and Reset									
Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit			
Clock cycle	tCYS	-	150	-	=	ns			
Clock High Period	tPWH	-	60	-	=	ns			
Clock Low Period	tPWL	-	60	-	=	ns			
Data Set-up Time	tDSS	-	60	-	-	ns			
Data Hold Time	tDHS	-	60	-	=	ns			
CS High width	tCSW	-	1	-	=	us			
CS Set-up Time	tCSS	-	60	-	=	ns			
CS Hold Time	tCHS	-	70	-	=	ns			
SCL to CS	tSCC		40	-	-	ns			
Output Access Time	tACC		10	-	50	ns			
Output Disable Time	tODE		25	-	80	ns			
RSTB low width	tRSTBW	-	1000	-	=	ns			
RESET complete time	tRESC	-	-	-	1000	ns			

Page: 19/33

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.



Command descriptions

Reset the internal register by setting low level the RESETB pin or software reset command.

Register	Default	Bit name	Set	ting	valu	е					Description	Remark			
[Dec] [Hex]		1		D6			Dο	DΩ	Dτ	DO	1 '				
R0	00h	CHIPID[2:0]									Chip ID (Read only)	The Chip ID can be			
			1								D7=1 for SPFD5413	changed by MASK Option.			
			•		0	0	0				ID 0				
					0	0	1				ID 1				
					-	-	-				-				
					1	1	0				ID 6				
					1	1	1				ID 7				
		REVID[2:0]									Revision ID (Read only)	The Revision ID can be			
								0	0	0	REV 0	changed by MASK Option.			
								0	0	1	REV 1				
								0	1	0	REV2				
								-	-	-	-				
								1	1	1	REV 7				
R1	68h	VCM[7:5]									VCOM amplitude adjustment by VCOMH voltage change at full				
			0	0	0						-0.3V	full color mode			
			0	0	1						-0.2V				
			0	1	0						-0.1V				
			0	1	1						0.0V				
			1	0	0						0.1V				
			1	0	1						0.2V				
			1	1	0						0.3V 0.4V				
		VCM[3:0]	1	1	1							VCOM DC value setting at			
		VCIVI[3:0]		<u> </u>			0	0	0	0	VCOM voltage select at full color mode VCOMH=3.90V, VCOML=0.20V	full color mode			
							0	0	0	1	VCOMH=3.92V, VCOML=0.22V	The default value of			
							0	0	1	0	VCOMH=3.94V, VCOML=0.24V	VCM[3:0] is			
							0	0	1	1	VCOMH=3.96V, VCOML=0.26V	"1000".			
				<u> </u>			0	1	0	0	VCOMH=3.98V,VCOML=0.28V				
							0	1	0	0	VCOMH=4.00V,VCOML=0.30V				
							0	1	0	1	VCOMH=4.02V,VCOML=0.32V				
							0	1	1	1	VCOMH=4.04V,VCOML=0.34V				
							1	0	0	0	VCOMH=4.06V,VCOML=0.36V				
							1	0	0	1	VCOMH=4.08V,VCOML=0.38V				
							1	0	1	0	VCOMH=4.10V,VCOML=0.40V				
							1	0	1	1	VCOMH=4.12V,VCOML=0.42V				
							1	1	0	0	VCOMH=4.14V,VCOML=0.44V				
							1	1	0	1	VCOMH=4.16V,VCOML=0.46V				
							1	1	1	0	VCOMH=4.18V,VCOML=0.48V				
							1	1	1	1	VCOMH=4.20V,VCOML=0.50V				
R2	00h	SYNCP									SYNC polarity select	Mode slection			
			<u> </u>	0		<u> </u>		<u> </u>	<u> </u>	<u> </u>	Negative				
				1							Positive				
		DINT									Input data mapping select				
			<u> </u>	<u> </u>	0				<u> </u>		18 bit interface (262k color)				
		5.01/-	<u> </u>	<u> </u>	1	<u> </u>		<u> </u>	<u> </u>	<u> </u>	16 bit interface (65k color, R:G:B=5:6:5)				
		DCKP	<u></u>	1					<u> </u>		Input clock polarity change				
			<u> </u>	<u> </u>		0			<u> </u>		No change				
			<u> </u>	<u> </u>		1			<u> </u>		Change				
				1		1					Input Timing Model Select				
									0	0	HS+VS+DE				
		MSEL		1					0	1	HS+VS				
			-	1		1		-	1	X					
			<u></u>	<u> </u>					1	٨	DE Only				

Page: 20/33

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.




Register	Default	Bit name	Set	tting	valu	e					Description	Remark
[Dec]	[Hex]		D7	D6	D5	D4	D3	פח	D1	DΛ		
R3	04h	VSTS[3:0]	υ,	Do	DS	DŦ	DO	DZ	וטו	DU	Vertical valid data start time select (VBP)	
110	0411	V313[3.0]				<u> </u>	0	0	0	0	2 HSYNC	-
						<u> </u>	0	0	0	1	2 HSYNC	-
						<u> </u>	0	0	1		2 HSYNC	-
				1			0	0	1	1	3 HSYNC	1
						<u> </u>	0	1	0	0	4 HSYNC	
						<u> </u>	0	1	0	1	5 HSYNC	-
							-	Ė	-	Ė	-	1
				1			1	1	1	1	15 HSYNC	1
R4	1Dh	HSTS[5:0]	1		1	 	-	i -	Ė	i i	Horizontal valid data start time select (HBP)	1
N 4	ווטוו	H313[3.0]		0	0	0	0	0	0	0	10 DCK	4
				0	0	0	0	0	1	0	10 DCK	1
				0	0		0	1	0	0	10 DCK	-
				0	0	0	0	1	1	0	10 DCK	-
				0	0	0	1	0	0	0	10 DCK	-1
				0	0	0	1	0	1	0	10 DCK	-
				0	0	0	1	1	0	0	10 DCK	-
				0	0	0	1	1	1	0	10 DCK	1
				0	0	1	0	0	0	0	10 DCK	1
				0	0	1	0	0	1	0	10 DCK	-
				0	0	1	0	1	0	0	10 DCK	-
				0	0	0	1	0	1	1	11 DCK	-
				0	0	1	i 1	0	0	0	12 DCK	1
				-	-	<u>.</u>	÷	-	-	-	-	1
				0	1	1	1	1	0	0	30 DCK	
				-	<u>.</u>	i.		-	-	-	-	1
				1	1	1	1	1	1	1	63 DCK	1
R9	C1h	RL		Ė	Ė	Ė					Shift direction (right / left)	
110	0111		0								D240 to D1	1
			1	_		<u> </u>					D1 t0 D240	
		ТВ	•	1							Shift direction (top / bottom)	1
		1.5		0							Bottom to top	1
				1							Top to bottom	
		CM									Full color or partial color setup	1
		OW			0						Normal (262K color)	
					1						Partial(8 color)	1
		RESOL[1:0			Ė						Resolution mode select	1
		1		1		0	0				240 x RGB x 320	
		ľ				0	1				176 x RGB x 220	1
				1		1	0				128 x RGB x 160	1
						1	1				240 x RGB x 240	1
		INVSEL				Ė	Ė				Invert mode eclect	1
				1				0			Line inversion	1
				1				1			Frame inversion	
		STV1	 	1	 	 		Ė			STV1(single / main panel) signal control	1
		1		1					0		STV1 signal output	1
				1	1	1			1		STV1 signal not output	
		STV2		1	t				Ė		STV2(dual / sub panel) signal control	1
		1			1	1					STV2 signal output	1
					1	1				1	STV2 signal not output	1
R10	00h	CMDR	H	1	\vdash	t					Software reset	
1110	0011	CIVIDA		 	1	1				Normal	1	
			<u> </u>	1	 	 		\vdash	_	1	Software reset	4

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.




8. Power On/Off Sequence

8.1 Power On Sequence



8.2 Power Off Sequence



Note: To avoid image retention, please input white image for two frame before power off.

Page: 22/33

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.



9. Optical Characteristics

9.1 Optical Specification

9.1.1 Backlight Off

Ta=25°C

Item	Symbol		Condition	MIN	TYP	MAX	Unit	Remarks		
	⊖11(R)			35	45	-				
Viewing Angles	⊖120	(L)	CD - 0	25	35	-	Degree	N-4- 0 1		
	⊖210	(U)	CR ≥ 2	35	45	-		Note 9-1		
	⊖22(D)			35	45	-				
Chromoticity	White	X	⊖=0°	0.275	0.310	0.345	-	Note 9-3		
Chromaticity	Wille	У	0=0	0.290	0.330	0.370	-	Note 9-3		
Contrast Ratio	CR		⊖=0°	5:1	10:1	_	-	Note 9-2		
Reflectivity	R		R		⊖=0°	5	10	-	%	Note 9-4

9.1.2 Back light On

Ta=25°C

Item	Symbol		Condition	MIN	TYP	MAX	Unit	Remarks		
	⊖11(R	()		40	45	-		N.4. 0.1		
Viavina Analas	Θ12(L	.)	CR ≥ 10	35	40	-	Daamaa			
Viewing Angles	⊖21(U	()	CR 2 10	55	60	-	Degree	Note 9-1		
	⊖22(D))		30	35	-				
Response Time	Tr+Tf	•	⊖=0°	-	35	50	ms	Note 9-5		
Contrast Ratio	CR		⊖=0°	90:1	150:1	-	-	Note 9-6		
Luminance	L		L		$\Theta = 0^{\circ}$ I _F =20mA	125	150	-	cd/m²	Note 9-7
NTSC	-		-		-	40	45	-	%	Note 9-7
Uniformity	-		-	75	80	-	%	Note 9-8		
	Red	Х		0.533	0.568	0.603				
	Reu	у		0.305	0.345	0.385				
	Croon	Х		0.265	0.300	0.335				
Clausenstisity	Green	у	$\Theta = 0^{\circ}$	0.529	0.569	0.609		Note 9-9		
Chromaticity	Dluc	Х	0=0	0.111	0.146	0.181	_	Note 9-9		
	Blue	у		0.093	0.133	0.173				
	White	X		0.260	0.295	0.330				
	vv iiite	у		0.283	0.323	0.363				

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.

Page: 23/33




- 9.2 Basic measure condition
 - 9.2.1 Driving voltage

VDD= 12.0V, VEE=-6.5V


- 9.2.2 Ambient temperature: Ta=25°C
- 9.2.3 Testing point: measure in the display center point and the test angle $\Theta=0^{\circ}$
- 9.2.4 Testing Facility

Environmental illumination: ≤ 1 Lux

A. System A



B. System B




The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.

Page: 24/33



Note 9-1: Viewing angle diagrams (Measure System A)



Note 9-2: Contrast ratio in back light off (Measure System A)

Contrast Ration is measured in optimum common electrode voltage.

$$CR = \frac{Luminance with white image}{Luminance with black image}$$

Note 9-3: White chromaticity as back light off: (Measure System A)

Note 9-4: Reflectivity (R) (Measure System A)

In the measuring system A, calculate the reflectance by the following formula.


Reflectivity(R)=
$$\frac{\text{Output from the white display panel}}{\text{Output from the reflectance standard}} \times X Reflectance factor of reflectance standard}$$

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.

Page: 25/33



Note 9-5: Definition of response time: (Measure System B)



Note 9-6: Contrast Ratio in back light on (Measure System B)

Contrast Ration is measured in optimum common electrode voltage.


$$CR = \frac{Luminance with white image}{Luminance with black image}$$

Note 9-7: Luminance: (Measure System B)

Test Point: Display Center

Note 9-8: Uniformity (Measure System B)

The luminance of 9 points as the black dot in the figure shown below are measured and the uniformity is defined as the formula:



Note 9-9: White chromaticity as back light on (Measure System B)

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.

Page: 26/33



10. Reliability

No	Test Item	Condition
1	High Temperature Operation	Ta=+60°C, 240hrs
2	High Temperature & High Humidity Operation	Ta=+40°C, 95% RH, 240hrs
3	Low Temperature Operation	Ta= -20°C, 240hrs
4	High Temperature Storage (non-operation)	Ta=+70°C, 240hrs
5	Low Temperature Storage (non-operation)	Ta= -30°C, 240hrs
6	Thermal Shock (non-operation)	-30° C ← → 70° C, 50 cycles
	Thermal brook (non operation)	30 min 30 min
		C=150pF, R=330 Ω ;
7	Surface Discharge (non-operation) (LCD surface)	Discharge: Air: ±15kV; Contact: ±8kV
		5 times / Point; 5 Points / Panel
		Frequency: 10~55Hz; Amplitude: 1.5mm
8	Vibration (non-operation)	Sweep Time: 11min
		Test Time: 2 hrs for each direction of X, Y, Z
9	Shock (non-operation)	Acceleration: 100G; Period: 6ms
9	Shock (hon-operation)	Directions: ±X, ±Y, ±Z; Cycles: Three times
		Hit 1,000,000 times with a silicon rubber of R8 HS
10	Din Activation Test (Tayah Dana)	60.
10	Pin Activation Test (Touch Panel)	Hitting Force: 250g
		Hitting Speed: 3 time/sec
		Pen: 0.8R Polyacetal stylus
		Load: 250g
11	Writing Friction Resistance Test (Touch Panel)	Speed: 3 Strokes/sec
		Stroke: 35mm
		100000 times

Page: 27/33



11. Handling Cautions

11.1 ESD (Electrical Static Discharge) strategy

ESD will cause serious damage of the panel, ESD strategy is very important in handling. Following items are the recommended ESD strategy

- 11.1.1 In handling LCD panel, please wear gloves with non -charged material. Using the conduction ring connects wrist to the earth and the conducting shoes to the earth necessary is.
- 11.1.2 The machine and working table for the panel should have ESD protection strategy.
- 11.1.3 In handling the panel, ionized airflow decreases the charge in the environment is necessary.
- 11.1.4 In the process of assemble the module, shield case should connect to the ground.

11.2 Environment

- 11.2.1 Working environment of the panel should be in the clean room.
- 11.2.2 Because touch panel has protective film on the surface, please remove the protection film slowly with ionized air to prevent the electrostatic discharge.

11.3 Touch panel

- 11.3.1 The front touch panel is vulnerable to heavy weight, so any input must be done by special stylus or by a finger. Do not put any heavy stuff on it.
- 11.3.2 When any dust or stain is observed on a film surface, clean it using a glass lens cleaner for something similar.

11.4 Others

- 11.4.1 Turn off the power supply before connecting and disconnecting signal input cable.
- 11.4.2 Because the connection area of FPC and panel is not so strong, do not handle panel only by FPC or bend FPC.
- 11.4.3 Water drop on the surface or condensation as panel power on will corrode panel electrode.
- 11.4.4 As the packing bag open, watch out the environment of the panel storage. High temperature and high humidity environment is prohibited.
- 11.4.5 In the case the TFT LCD module is broken, please watch out whether liquid crystal leaks out or not. If your hand touches liquid crystal, wash your hand soleanly with water and soap as soon as possible.

11.5 Design notes on touch panel

- 11.5.1 Explanation of each boundary of touch panel
 - A .Boundary of Double-sided adhesive
 - a. Electrically detectable within this zone.

 When holding the touch panel by housing, it needs to be held at outside of this zone.
 - b. Film is supported by double-sided adhesive tape.

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.

Page: 28/33




B. Viewing area

- a. Cosmetic inspection to be done for this area.This area is set as inside of boundary of double-sided adhesive with tolerance.
- C.Boundary of transparent insulation
 - a. Purpose is to "Help" to secure insulation.
 - b. Electrical insulation on this area is not guaranteed.
 - c. We do recommend not to hold this area by something like housing or gasket.


D.Active area

a. This area is where the performance is guaranteed.


This area set as 2.3mm inside from the boundary area of double-sided adhesive tape since its neighboring area is less durable to writing friction.



There is some possibility to damage ITO



No Damage to ITO




The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.

Page: 29/33



11.5.2 Housing and touch panel

- A. Please have clearance between the side of touch panel and any conductive material such as metal frame (Drawing.1). Transparent electrode exists on glass of touch panel from end to end.
- B. It is recommended to fix a touch panel on the LCD module chassis rather than the touch panel housing. Clinging at conductive material and side of touch panel might cause the malfunction.




Page: 30/33



12. Mechanical Drawing

12.1 with source A T/P




The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.

Page: 31/33



12.2 with source B T/P




The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.

Page: 32/33



13. Packing Drawing



TD028STEB2 Module Delivery Packing Instruction:

- (1) Module packed into tray cavity with panel face down.
- (2) Tray stacking with 15 layers and with 1 empty tray above the stacking tray unit. Then put 2pcs desiccant above the empty tray.
- (3) Stacking tray unit put into the LDPE bag and fix by adhesive tape.
- (4) Put 1pcs cardboard inside the carton bottom, and pack the finished package into the carton. Then put 1pcs cardboard above the packing finished good.
- (5) Carton sealing with adhesive tap.

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.

Page: 33/33