

Ver 0.00

TFT LCD Specification

Model NO.: TD035STED6

TENTATIVE

Customer Signature
Date

Table of Contents

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.



NO.	Item	Page
	Cover Sheet	1
	Table of Contents	2
	Record of Reversion	3
1	Features	4
2	General Specification	4
3	Input / Output Terminals	5
4	Absolute Maximum Ratings	8
5	Electrical Characteristics	9
6	Block Diagram	11
7	Timing Chart	12
8	Power On/Off Sequence	15
9	Optical Characteristics	17
10	Reliability	21
11	Handling Cautions	22
12	Mechanical Drawing	25
13	Packing Drawing	26

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.



Record of Reversion

Rev	Issued Date	Description
0.00	Mar, 11,2005	New

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.



1. FEATURES

The 3.5" LCD module is the Transflective active matrix color TFT LCD module. LTPS (Low Temperature Poly Silicon) TFT technology is used and it's COG design. The LCD module includes touch panel, backlight and TFT LCD panel with minimal external circuits and components required.

2. GENERAL SPECIFICATION

lt	em	Description	Unit
Display Size (Diagon	al)	3.5 inch (8.9cm)	-
Display Type		Transflective	-
Active Area (HxV)		53.28 X 71.04	mm
Number of Dots (HxV	()	240 x RGB x 320	dot
Dot Pitch (HxV)		0.074 X 0.222	mm
Color Arrangement		RGB Stripe	-
Color Numbers		262,144 (6 bits)	-
Outline Dimension (H	lxVxT)	64.3 X 87.1X2.95*	Mm
Weight		TBD	G
	LCD Panel +	25 (Typ)	
Power consumption	T-CON + L/S		MW
	Backlight	288 (Typ, I _F = 20mA)	

^{*} Exclude FPC and protrusions.

Page: 4/28



3. INPUT/OUTPUT TERMINALS

3.1 TFT LCD module

Pin	Symbol	I/O	Description	Remark
1	DE	ı	Data Enable Signal	DE
2	MCLK	ı	LCM Pixel Clock	MCLK
3	ENABLE	ı	IC Reset Signal	ENABLE
4	TSP1	0	TSP Interface Signal YU	TSP1
5	DVSS	I	Digital Ground	DVSS
6	VCOM_I	I	VCOM Input	VCOM_I
7	VCOM_I	I	VCOM Input	VCOM_I
8	AVSS	I	Analog Ground	AVSS
9	VVEE	I	Gate Off Voltage, -5.2V ~ -5.8V, Typ. -5.5V	VVEE
10	VVEE	I	Gate Off Voltage, -5.2V ~ -5.8V, Typ. -5.5V	VVEE
11	VGH	I	Gate On Voltage, 9.5V ~ 10.5V, Typ. 10V	VGH
12	VGH	I	Gate On Voltage, 9.5V ~ 10.5V, Typ. 10V	VGH
13	DVSS	-	Digital Ground	DVSS
14	TSP2	0	TSP Interface Signal XL	TSP2
15	VCOM_H	0	Positive Power Output for VCOM	VCOM_H
16	VCOM_O	0	VCOM Output	VCOM_O
17	VCOM_O	0	VCOM Output	VCOM_O
18	VCOM_L	0	Negative Power Output for VCOM	VCOM_L
19	AVSS	I	Analog Ground	AVSS
20	DVDD	I	Digital Supply Power, 2.7V ~ 3.0V, Typ. 2.85V	DVDD
21	DVDD	I	Digital Supply Power, 2.7V ~ 3.0V, Typ. 2.85V	DVDD
22	AVDD	I	Analog Supply Power, 4.8V ~ 5.6V, Typ. 5.0V	AVDD
23	AVDD	I	Analog Supply Power, 4.8V ~ 5.6V, Typ. 5.0V	AVDD
24	TSP3	0	TSP Interface Signal YL	TSP3
25	DVSS	I	Digital Ground	DVSS

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.

Page: 5/28



26	IV6P	0	Negative Voltage Output Pad	IV6P		
27	TSP4	0	TSP Interface Signal XR	TSP4		
			Digital Supply Power, 2.7V ~ 3.0V, Tpy. 2.85V	DVDD Shift direction (Right/Left)		
28	DVDD	ı	(TB_RL)	H: D1 D240 L: D240 D1		
	(TB_RL)		, – ,	Shift direction (Top/Bottom)		
				H: Top Bottom L: Bottom Top		
29	PD17	ı	R5 (Red MSB)	PD17		
30	PD16	I	R4	PD16		
31	PD15	1	R3	PD15		
32	PD14	ı	R2	PD14		
33	PD13	I	R1	PD13		
34	PD12	I	R0 (Red LSB)	PD12		
35	PD11	I	G5 (Green MSB)	PD11		
36	PD10	I	G4	PD10		
37	PD9	I	G3	PD9		
38	PD8	I	G2	PD8		
39	PD7	I	G1	PD7		
40	PD6	I	G0 (Green LSB)	PD6		
41	PD5	I	B5 (Blue MSB)	PD5		
42	PD4	I	B4	PD4		
43	PD3	I	В3	PD3		
44	PD2	I	B2	PD2		
45	PD1	I	B1	PD1		
46	PD0	I	B0 (Blue LSB)	PD0		
47	ISC	0	Capacitor Connection Pad	ISC		
48		ı	Digital Ground(Serial interface			
	DVSS(SCL)	-	clock input)	DVSS(SCL)		
49		ı	Digital Ground(Serial interface			
	DVSS(SDA)		data input/output)	DVSS(SDA)		
50		ı	Digital Ground(Serial interface			
	DVSS(CS)		chip select input)	DVSS(CS)		
51	DVSS	I	Digital Ground	DVSS		
52	HSYNC	I	Horizontal SYNC Input	HSYNC		
53	DVSS	I	Digital Ground	DVSS		
54	DVSS(CM)	I	Digital Ground(Display mode	DVSS(CM)		


The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.



			select)	
EE			Positive Power Output for Source	
55	VS	0	Driver	VS
56	VSYNC	I	Vertical SYNC Input	VSYNC
57	MAIN_LED+	I	LED Power (Anode)	MAIN_LED+
58	MAIN_LED+	I	LED Power (Anode)	MAIN_LED+
59	MAIN_LED-	0	LED Power (Cathode)	MAIN_LED-
60	MAIN_LED-	0	LED Power (Cathode)	MAIN_LED-
61	DVSS	I	Digital Ground	DVSS

3.2 Touch panel Pin

Touch Panel	Module	Symbol	Description	Remark
Pin	Pin			
1	1	YU	Touch Panel Right Side	
2	2	XR	Touch Panel Lower Side	
3	3	YL	Touch Panel Left Side	
4	4	XL	Touch Panel Upper Side	




Pin Assignment for Touch panel

Page: 7/28

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.



3.3 Back light pin assignment





4. ABSOLUTE MAXIMUM RATINGS


GND=0V

Item	Symbol	MIN	MAX	Unit	Remark
Logic Supply Voltage	VDD1, VDD2	-0.3	+3.6	V	
Logic Supply Voltage	AVDD	-0.3	6	V	
Power Supply for H/V Driver	VGH	-0.3	+19	V	
Fower Supply for 177 Driver	VVEE	-5.8	-5.2	V	Note 1
Touch Panel Operation Voltage	V_{Touch}	-	5.5	V	
Backlight LED forward Voltage	V_{F}	-	4	V	
Backlight LED reverse Voltage	V_R	-	5	V	
Backlight LED forward current (Ta=25)	l _F	-	30	mA	Note2
Operating Temperature	Topr	-20	+70		
Storage Temperature	Tstg	-30	+80		

Note1. The operating voltage is between +0.5V and -5.0V at the moment when the power is turned on

Note 2. Relation between maximum LED forward current and ambient temperature is showed as bellow.

Ambient Temperature vs. Allowable Forward Current



The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.



5. ELECTRICAL CHARACTERISTICS

5.1 Driving TFT LCD Panel

T a=25

Item		Symbol	MIN	TYP	MAX	Unit	Remark
			2.4	2.8	3.3	V	
Logic Supply Voltag	е	VDD2	2.4	2.8	3.3	V	
		AVDD	4.8	5	5.6	V	
Power Supply for H	A/ Driver	VGH	9.5	10	10.5	V	
Fower Supply for Fr	/v Diivei	VVEE	-5.8	-5.5	-5.2	V	
	High	VIH	0.7VDD1	-	VDD1		R[5:0], G[5:0],
Data Input Voltage	Low	VIL	0	-	0.2VDD1	>	B[5:0], CLK DE
VDD1,VDD2 Supply	VDD1,VDD2 Supply Current		-	0.7/0.04	1.7/0.2	mA	Note 1,2
AVDD Supply Current		I _{AVDD}	-	1.65	4.0	mA	Note 3
VGH Supply Current		l _{VDD}	-	0.07	0.2	mA	
VVEE Supply Curre	ent	$I_{ m VEE}$	-	0.05	0.5	mA	

Note 1: The typical supply current specification is measured at the line inversion test pattern (black and white interlacing horizontal lines as the diagram shown below)



Note 2: VDD2 rush current accept 120mA, 500u sec during system booting.

Note 3: Gamma correction voltage is set to achieve the optimum at VCC5=5.0V. Use the voltage at level as close to 5.0V as possible.

5.2 DC/DC Spec

Item	Input voltage		Input Current	Input ripple(Max)		
	MIN	TYP	MAX			
VDD2	2.4V	2.8V	3.3V	0.04	1	
AVDD	4.8V	5V	5.6V	1.65	50 mV	Note 1
VGH	9.5V	10V	10.5V	0.07	150mV	
VVEE	-5.8 V	-5.5 V	-5.2 V	0.05	1	

Note 1: VCC5 is analog voltage supply therefore use as less ripple as possible.

Page: 10/28

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.





5.3 Driving backlight

Ta=25


Item	Symbol	MIN	TYP	MAX	Unit	Remark
Forward Current	I _F	-	20	30	mA	LED/Part
LED Life Time	-	1	10,000	-	Hr	l _F : 15mA
Forward Current Voltage	V_{F}	1	3.6	4.0	V	I _F : 20mA ,LED/Part

Note: Backlight driving circuit is recommend as the fix current circuit.

Page: 11/28



6. BLOCK DIAGRAM



Page: 12/28

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.



7. TIMING CHART

7.1 Display timing


Display	Parameter	Symbol	Conditions	Ratings			Unit
Mode	Faiametei	Symbol	Conditions	MIN	TYP	MAX	Offic
	Vertical cycle	VP		323	326	340	Line
	Vertical data start	VDS	VS+VBP	2	4	-	Line
	Vertical front porch	VFP		1	2	-	Line
	Vertical blanking period	VBL	VS+VBP+VFP	3	6	-	Line
	Vertical active area	VDISP		-	320	-	Line
Nisassal	Horizontal cycle	HP		260	280	300	dot
Normal	Horizontal front porch	HFP		4	10	-	dot
	Horizontal Sync Pulse width	HS		8	10	-	dot
	Horizontal Back porch	HBP		18	20	-	dot
	Horizontal Data start	HDS	HS+HBP	26	30	-	dot
	Horizontal active area	HDISP		240	240	240	dot
	Clock fraguency	tclk		4.5	5.44	7.0	MHz
	Clock frequency	fclk			184		nS

Page: 13/28




Input timing chart

< Vertical Timing chart >



< Horizontal Timing chart >




*₁ The frequency of CLK should be continued whether in display or blank region to ensure IC operating normally.

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.



Setup/ Hold Timing chart



Parameter	Symbol	Conditions		Unit		
Faiametei	Symbol		MIN	TYP	MAX	Offic
Vertical Sync. Setup time	tvsys		20	-	ı	ns
Vertical Sync. Hold time	tvsyh		20	-	-	ns
Horizontal Sync. Setup time	thsys		20	-	-	ns
Horizontal Sync. Hold time	thsyh		20	-	-	ns
		240x320	0	-	239	
Phase difference of Sync.	thv	176x220	0	-	175	clk
Signal Falling edge		128 x160	0	-	127	CIK
		240 x 240	0	-	239	
Clock "L" Period	tckl		30	50	70	%
Clock "H" Period	tckh		30	50	70	%
Data setup time	tds		20	-	ı	ns
Data Hold time	tdh		20	-	ı	ns
Digital logic input	Trise/Tfall				15	ns


Page: 15/28

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.



8. Power On/Off Sequence

8.1 Power On Sequence(with DC/DC supply outward & SD fixed at low)



(Note1) RGB interface input – VSYNC/HSYNC/DCK/R5-0/G5-0/B5-0/DE/CM
(Note2) Level shifter output – CKH1/CKH2/CKH3/STV1/STV2/CKV1/CKV2/ENBV/CSV)
(Note3) Marked time is typical value (Typical values depend on the frequency of VSYNC)


Note: In some application, SD signal fixed at "low" level during power on. ASIC should produce white pattern when receiving10th S. And internal power regulator should function normally.

Page: 16/28

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.



8.2 Power Off Sequence(with DC/DC supply outward & SD fixed at low)



(Note1) RGB interface input – VSYNC/HSYNC/DCK/R5-0/G5-0/B5-0/DE/CM (Note2) Level shifter output – CKH1/CKH2/CKH3/STV1/STV2/CKV1/CKV2/ENBV/CSV)

Note: When SD fixed at low during power off, user should provide white pattern before power off.

Note: The reset signal should be pulled to the level below VIL to ensure the ASIC will reset normally while power on.

Page: 17/28

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.



9. Optical Characteristics

9.1 Optical Specification

(1) Back light Off / w Touch panel

Ta=25

Item	Symbol	Condition	MIN	TYP	MAX	Unit	Remarks
Viewing Angles	11+ 12	CR = 2	70	85	1	Degree	Note 9-1
viewing Angles	21+ 22	CR = 2	75	95	-		
Chromoticity	White	=0°	1	ı	ı	-	Note 9-3
Chromaticity	y		1	-	1	-	
Contrast Ratio	CR	=0°	10:1	15:1	•	-	Note 9-2
Reflectivity	R	=0°	TBD	TBD	1	%	Note 9-4

(2) Back Light On /w Touch panel

Ta=25

Item	Symbol	Condition	MIN	TYP	MAX	Unit	Remarks
Viewine Anales	11+ 12	0	100	120	1	Degree	Note 9-1
Viewing Angles	21+ 22	CR = 2	90	110	1		
Response Time	Tr+Tf	=0°	-	35	40	ms	Note 9-5
Contrast Ratio	CR	=0°	80:1	100:1	1	-	Note 9-6
Luminance	L	=0° I _F =20mA	-	135	-	cd/m ²	Note 9-7
NTSC	-	-	32	36	-	%	Note 9-7
Uniformity	-	-	70	80	1	%	Note 9-8
Chromoticity	White x	=0°	-	0.31	-	-	Note 9-3
Chromaticity			-	0.33	1		

Page: 18/28

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.



9.2 Basic measure condition

(1) Driving voltage

VDD= 12.0V, VEE=-6.5V


(2) Ambient temperature: Ta=25

(3) Testing point: measure in the display center point and the test angle =0 °


(4) Testing Facility

Environmental illumination: = 10 Lux

a. System A



b. System B




Page: 19/28

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.



Note 9-1: Viewing angle diagrams (Measure System A)



Note 9-2: Contrast ratio in back light off (Measure System A)

Contrast Ration is measured in optimum common electrode voltage.

Note 9-3: White chromaticity as back light off: (Measure System A)

Note 9-4: Reflectivity (R) (Measure System A)


In the measuring system B. calculate the reflectance by the following formula.

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.

Page: 20/28



Note 9-5: Definition of response time: (Measure System B)



Note 9-6: Contrast Ratio in back light On (Measure System B)


Contrast Ration is measured in optimum common electrode voltage.

Note 9-7: Luminance: (Measure System B)

Test Point: Display Center

Note 9-8: Uniformity (Measure System B)

The luminance of 9 points as the black dot in the figure shown below are measured and the uniformity is defined as the formula:



The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.





10. Reliability

No	Test Item	Condition
1	High Temperature Operation	Ta=+60 , 240hrs
2	High Temperature & High Humidity Operation	Ta=+40 , 95% RH, 240hrs
3	Low Temperature Operation	Ta= -10 , 240hrs
4	High Temperature Storage (non-operation)	Ta=+70 , 240hrs
5	Low Temperature Storage (non-operation)	Ta= -20 , 240hrs
	The arms of Cheerle (see an exertion)	-20 ← → 70 ,30 cycles
6	Thermal Shock (non-operation)	30 min 30 min
	Surface Discharge (non eneration) (LCD	C=150pF, R=330 ;
7	Isurface)	Discharge: Air: ±15kV; Contact: ±8kV
		5 times / Point; 5 Points / Panel
8	Charle (name an austion)	Acceleration: 100G; Period: 6ms
0	Shock (non-operation)	Directions: ±X, ±Y, ±Z; Cycles: Three times

Page: 22/28



11. Handling Cautions

11.1 ESD (Electrical Static Discharge) strategy

ESD will cause serious damage of the panel, ESD strategy is very important in handling. Following items are the recommended ESD strategy

- (1) In handling LCD panel, please wear gloves with non-charged material. Using the conduction ring connect wrist to the earth and the conducting shoes to the earth is necessary.
- (2) The machine and working table for the panel should have ESD protection strategy.
- (3) In handling the panel, ionized air flowing decrease the charge in the environment is necessary.
- (4) In the process of assemble the module, shield case should connect to the ground.

11.2 Environment

- (1) Working environment should be clean room.
- (2) Because touch panel has protective film on the surface, please remove the protection film slowly with ionizer to prevent the electrostatic discharge.

11.3 Touch panel

- (1) The front touch panel is vulnerable to heavy weight, so any input must be done by special stylus or by a finger. Do not put any heavy stuff on it.
- (2) When any dust or stain is observed on a film surface, clean it using a lens cleaner for glasses or something similar.

11.4 Others

- (1) Turn off the power supply before connecting and disconnecting signal input cable.
- (2) Because the connection area of FPC and panel is not so strong, do not handle panel only by FPC or bend FPC.
- (3) Water drop on the surface when panel is powered on will corrode panel electrode.
- (4) Before opening up the packing bag, watch out the environment for the panel storage. High temperature and high humidity environment is prohibited.
- (5) In the case the TFT LCD module is broken, please watch out whether liquid crystal leaks out or not. If your hand touches liquid crystal, wash your hands cleanly with water and soap as soon as possible

11.5 Design notes on touch panel

- (1) Explanation of each boundary of touch panel
 - ^r7.Boundary of Double-sided adhesive
 - a. Electrically detectable within this zone.When holding the touch panel by housing, it needs to be held at outside of this zone.
 - b. Film is supported by double-sided adhesive tape.
 - 「₹.Viewing area

Page: 23/28

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.



a. Cosmetic inspection to be done for this area.

This area is set as inside of boundary of double-sided adhesive with tolerance.


- ΓΔ.Boundary of transparent insulation
 - a. Purpose is to "Help" to secure insulation.
 - b. Electrical insulation on this area is not guaranteed.
 - c. We do recommend not to hold this area by something like housing or gasket.

「从.Active area


a. This area is where the performance is guaranteed.

This area set as some distance inside from the boundary area of double-sided adhesive tape since its neighboring area is less durable to writing friction.


b. Please refer to the attached module drawing for the bezel opening and window size design.



There is some possibility to damage ITO



No Damage to ITO




The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.



(2) Housing and touch panel

- a. Please have clearance between the side of touch panel, and any conductive material such as metal frame.(drawing.1) Transparent electrode exists on glass of touch panel from end to end.
- b. It is recommended to fix a touch panel on the LCD module chassis rather than the touch panel housing. Clinging at conductive material and side of touch panel might cause malfunction.




Page: 25/28



11.6 Note for image discharge circuit

- (1) The image will remain on display when the power is suddenly cut off in abnormal condition, ie, unit dropped and battery fell out. The phenomenon is because the electrical charge well be held in pixel, if there is no extra input signal to release it, the residual image occurs.
- (2) The imaging discharge circuit is used for clearing the image residual on display. The circuit is designed on panel IC and customer can input signal to driver the function especially in the case that the battery or power supplier unit are removable.
- (3) The circuit below is designed on panel IC to avoid image sticking ..


DC/DC disable mode (DC_ENB = High)



The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.




12. Mechanical Drawing



The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.



13. Packing Drawing



TD035STED6 module delivery packing method

- (1). Module packed into tray cavity with display face down.
- (2). Tray stacking with 15 layers and with 1 empty tray above the stacking tray unit. 2 pcs desiccant put above the empty tray.
- (3). Stacking tray unit put into the LDPE bag and fix by adhesive tape.
- (4) Put 1pc cardboard inside the carton bottom, then pack the finished package into the carton.
- (5). Carton sealing with adhesive tape.

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.