Ver 0.4



# TFT LCD Specification

Model NO.: TD035STEE1

Customer Signature					
Date					





## Table of Contents

NO.	Item	Page
	Cover Sheet	1
	Table of Contents	2
	Record of Reversion	3
1	Features	4
2	General Specification	4
3	Input / Output Terminals	5
4	Absolute Maximum Ratings	8
5	Electrical Characteristics	9
6	Block Diagram	11
7	Timing Chart	12
8	Power On/Off Sequence	15
9	Optical Characteristics	16
10	Reliability	20
11	Handling Cautions	21
12	Application Note	22
13	Mechanical Drawing	31
14	Packing Drawing	33



## Record of Reversion

Rev	Issued Date	Description
0.0	Jun, 10, 2005	New
0.1	Nov, 08, 2005	Update 2.GENERAL SPECIFICATION: Power consumption (LCD Panel +     Driver IC)
		2. Update 5.1 Driving TFT LCD Panel and add note in page9:
		(1) Supply Current
		(2) Power consumption
		(3) Add Note 3: Base on VDDIO=3.0V, VDC=3.0V
		(4) Add Note 4: LCD Panel + Driver IC
		3. Update 7.1 Display timing
		4. Update 8.Power On/Off Sequence
		5. Update Shock (non-operation) of Reliability in page 20
		6. Add Command descriptions in page 27
		7. Update 7.1 Display timing: QVGA Mode Clock frequency
0.2	Dec, 26, 2005	1. Update 9.1 Optical specification:
		(1) 9.1.1 Back light Off w / Touch panel : View angle
		(2) 9.1.2 Back Light On w / Touch panel: Contrast ratio & View angle
		2. Update 10.Reliability:
		(1) Low Temperature Operation
		(2) Low Temperature Storage (non-operation)
		3. Update 5.1 Driving TFT LCD Panel: Power consumption
0.3	Feb, 16,2006	1. Update 2.GENERAL Specification's Power consumption:
		LCD Panel +Driver IC
		2. Update 5. ELECTRICAL CHARACTERISTICS:
		Supply Current and Power consumption
		3. Update 7.1 Display timing: VGA Mode and QVGA Mode
		4. Update 7.1 Input timing chart and AC Characteristics
		5. Update 8. Power On/Off Sequence
0.4	Mar, 29,2006	1. Update 2.GENERAL SPECIFICATION's Dot Pitch (HxV)
		2. Update 2.GENERAL SPECIFICATION's Power consumption
		3. Update 5.1 Driving TFT LCD Panel's Supply Current & Power consumption
		4. Update 13. Mechanical Drawing
		5. Update 10. Reliability test, Thermal Shock 50 cycles

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.

Page: 3/33



#### 1. FEATURES

The 3.5" LCD module is the Transflective active matrix color TFT LCD module. LTPS (Low Temperature Poly Silicon) TFT technology is used and it's COG design. The LCD module includes touch panel, backlight and TFT LCD panel with minimal external circuits and components required.

### 2. GENERAL SPECIFICATION

I	tem	Description	Unit
Display Size (Diagonal)		3.5 inch (8.9cm)	-
Display Type		Transflective	-
Active Area (HxV)		53.28 X 71.04	mm
Number of Dots (HxV)		480 x RGB x 640	dot
Dot Pitch (HxV)		0.037 X 0.111	mm
Color Arrangement		RGB Stripe	-
Color Numbers		262,144 (6 bits)	-
Outline Dimension (Hx <sup>v</sup>	VxT)	64 X 85 X 4.1(Max 4.4)* W/O FPC	mm
Weight		TBD	g
LCD Panel +		76.89 (Max.) VGA mode	
Power consumption	Driver IC	53.36 (Max.) QVGA mode	mW
	Backlight	432 (Typ, I <sub>F</sub> = 20mA)	

<sup>\*</sup> Exclude FPC and protrusions.



The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.



## 3. INPUT/OUTPUT TERMINALS

## 3.1 TFT LCD module

Pin	Symbol	I/O	Description	Remark
1	GND		Digital Ground	
2	YU	I	Y axis position (Top)	
3	XR	I	X axis position (Right)	
4	YL	I	Y axis position (Bottom)	
5	XL	I	X axis position (Left)	
6	GND		Digital Ground	
7	NC		NC	
8	NC		NC	
9	GND		Digital Ground	
10	NC		NC	
11	NC		NC	
12	NC		NC	
13	NC		NC	
14	NC		NC	
15	GND		Digital Ground	
16	NC		NC	
17	XRES	I	Reset Signal	
18	NC		NC	
19	NC		NC	
20	VDC	I	Power supply for booster	
21	GND		Digital Ground	
22	B0	I	Blue Data	
23	B1	I	Blue Data	
24	B2	I	Blue Data	
25	B3	I	Blue Data	
26	B4	I	Blue Data	
27	B5	I	Blue Data	
28	GND		Digital Ground	
29	G0	I	Green Data	
30	G1	I	Green Data	
31	G2	I	Green Data	
32	G3	I	Green Data	
33	G4	I	Green Data	

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.

Page: 5/33






34	G5	I	Green Data
35	GND		Digital Ground
36	R0	I	Red Data
37	R1	I	Red Data
38	R2	I	Red Data
39	R3	I	Red Data
40	R4	I	Red Data
41	R5	I	Red Data
42	GND		Digital Ground
43	VDDIO	I	Logic Supply Voltage
44	NC		NC
45	GND		Digital Ground
46	PCLK	I	Clock signal
47	GND		Digital Ground
48	DE	I	Data Enable
49	DOUT	О	Serial interface data Output
50	XCS	I	Serial interface chip select
51	DIN	I	Serial interface data input
52	NC		NC
53	SCL	I	Serial interface clock input
54	VSYNC	I	Vertical SYNC input
55	HSYNC	I	Horizontal SYNC input
56	NC		NC
57	NC		NC
58	LED-	I	Cathode of LED
59	LED+	I	Anode of LED
60	GND		Digital Ground

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.




## 3.2 Touch panel Pin

Touch Panel Pin	Module Pin	Symbol	Description	Remark
1	3	XR	Touch Panel Right Side	
2	4	YL	Touch Panel Lower Side	
3	5	XL	Touch Panel Left Side	
4	2	YU	Touch Panel Upper Side	



## 3.3 Back light pin assignment



The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.

Page: 7/33



#### 4. ABSOLUTE MAXIMUM RATINGS


GND=0V

Item	Symbol	MIN	MAX	Unit	Remark
Logic Supply Voltage	VDDIO	-0.3	+6.5	V	
Analog Supply Voltage	VDC	-0.3	+6.5	V	
Maximum aunnly valtaga	$V_{\text{IN}}$	-0.3	VDDIO+0.3	V	
Maximum supply voltage	Vout	-0.3	VDDIO+0.3	V	
Touch Panel Operation Voltage	$V_{ ext{Touch}}$	-	5.0	V	
Backlight LED forward Voltage	$V_{F}$	-	4	V	
Backlight LED reverse Voltage	$V_R$	-	5	V	
Backlight LED forward current (Ta=25°C)	I <sub>F</sub>	-	30	mA	Note 2
Operating Temperature	Topr	-10	60	$^{\circ}\!\mathbb{C}$	
Storage Temperature	Tstg	-20	70	$^{\circ}\!\mathbb{C}$	

Note 1. Reference voltages must satisfy the following relationship:  $VDC \ge VDDIO$ .

Note 2. Relation between maximum LED forward current and ambient temperature is showed as bellow.

# Ambient Temperature vs. Allowable Forward Current



The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.



#### 5. ELECTRICAL CHARACTERISTICS

#### 5.1 Driving TFT LCD Panel

Ta=25°C

Item	Symbol	MIN	TYP	MAX	Unit	Remark
Supply Voltage	VDDIO	+1.7	+3.0	+3.3	V	
Suppry voltage	VDC	+2.7	+3.0	+3.3	V	
Input Voltage	VIL	VSS		0.3VDDIO	V	Note 1
Input voltage	VIH	0.7VDDIO	ı	VDDIO	V	
Output Voltage	VOL	VSS		0.2VDDIO		DOUT
Output voltage	VOH	0.8VDDIO	-	VDDIO		DOUT
	Iddio(VGA)	_		0.9	mA	
Supply Current	Idc(vga)	_	_	24.73	mA	Note 3
Supply Cultelli	Iddio(qvga)	_	_	0.15	mA	Note 5
	Idc(QVGA)	_	_	17.63	mA	
Dayyan aangumentian	P <sub>VGA</sub>	_	_	76.89	mW	Note 4
Power consumption	P <sub>QVGA</sub>	_	_	53.36	mW	NOIC 4

Note 1: Related pins: VSYNC, HSYNC, DE, PCLK, OSC1, OSC2, FDONIN, XRES, XCS, SCL, DIN, and PD0-17

Note 2: The supply current specification is measured at the line inversion test pattern (Color bar vertical as the diagram shown below).



Note 3: Base on VDDIO=3.0V, VDC=3.0V

Note 4: LCD Panel + Driver IC

Page: 9/33



5.2 Driving backlight

Ta=25°C

Item	Symbol	MIN	TYP	MAX	Unit	Remark
Forward Current	$I_F$	-		30	mA	LED/Part
LED Life Time	-	-	5,000	-	Hr	I <sub>F</sub> : 15mA
Forward Current Voltage	$V_{\text{F}}$	-	(3.6)	4.0	V	I <sub>F</sub> : 20mA ,LED/Part

Note: Backlight driving circuit is recommend as the fix current circuit.

5.3 Driving touch panel (Analog resistance type)

Ta=25°C


Item	Symbol	MIN	TYP	MAX	Unit	Remark
Resistor between terminals (XR-XL)	Rx	100	-	1100	Ω	
Resistor between terminals (YU-YL)	Ry	100	-	1100	Ω	
Operation Voltage	$V_{ ext{Touch}}$	-	5.0	-	V	DC
Line Linearity (X direction)	-	-1.5	-	+1.5	%	Note
Line Linearity (Y direction)	-	-1.5	-	+1.5	%	Note
Chattering	-	-	-	10	ms	
Surface Hardness	-	3	-	-	Н	JIS K 5600
Minimum tension for detecting	-	-	-	80	g	
Insulation Resistance	Ri	20	-	-	МΩ	At DC 25V

Note. The minimum test force is 80 g.

Page: 10/33



#### 6. BLOCK DIAGRAM



Page: 11/33

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.





#### 7. TIMING CHART

## 7.1 Display timing

#### VGA Mode

Display	Parameter	Symbol	Conditions		Unit		
Mode	Farameter	Syllibol	Conditions	MIN	TYP	MAX	Unit
	Vertical cycle	VP		648	660	670	Line
	Vertical data start	VDS	VS+VBP	4	4	4	Line
	Vertical Sync Pulse width	VS		2	2	2	Line
	Vertical front porch	VFP		4	16	26	Line
	Vertical Back porch	VBP		2	2	2	Line
	Vertical blanking period	VBL	VS+VBP+VFP	8	20	30	Line
	Vertical active area	VDISP		640	640	640	Line
Normal	Horizontal cycle	HP		559	600	620	dot
	Horizontal front porch	HFP		63	104	124	dot
	Horizontal Sync Pulse width	HS		8	8	8	dot
	Horizontal Back porch	HBP		8	8	8	dot
	Horizontal Data start	HDS	HS+HBP	16	16	16	dot
	Horizontal active area	HDISP		480	480	480	dot
	Clock frequency	fclk		22	26	28	MHz
	Clock frequency	tclk		45	38	35	nS

## QVGA Mode


Display	Parameter	Symbol	Conditions		Ratings	3	Unit
Mode	Farameter	Syllibol	Conditions	MIN	TYP	MAX	UIII
	Vertical cycle	VP		326	_	_	Line
	Vertical data start	VDS	VS+VBP	4	_	_	Line
	Vertical Sync Pulse width	VS		2	_	_	Line
	Vertical front porch	VFP		2	_	_	Line
	Vertical Back porch	VBP		2	_	_	Line
	Vertical blanking period	VBL	VS+VBP+VFP	6	_	_	Line
	Vertical active area	VDISP		320	_	_	Line
Normal	Horizontal cycle	HP		344	_	_	dot
	Horizontal front porch	HFP		88	_	_	dot
	Horizontal Sync Pulse width	HS		8	_	_	dot
	Horizontal Back porch	HBP		8	_	_	dot
	Horizontal Data start	HDS	HS+HBP	16	_	_	dot
	Horizontal active area	HDISP		240	_	_	dot
	Clock frequency	fclk		6.5	_	_	MHz
	Clock frequency	tclk		153.8	_	_	nS

Page: 12/33


The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.



# Input timing chart



< Horizontal Timing chart >




\*1. The frequency of CLK should be continued whether in display or blank region to ensure IC operating normally.

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.

Page: 13/33



# Setup/ Hold Timing chart



#### AC Characteristics:

Parameter	Symbol	Conditions		Ratings		Unit
rarameter	Syllibol	Conditions	MIN	TYP	MAX	Omt
VSYNC Setup time	VSSU	_	5	_	_	ns
VSYNC Hold time	VSHO	_	10		_	ns
HSYNC Setup time	HSSU	_	5		_	ns
HSYNC Hold time	HSHO	HS = 8 dot	5	1	_	ns
VSYNC-HSYNC Falling edge	HVPD	_	0	-	_	ns
PCLK cycle time	PCLKCYC	_	34	_	_	ns
Clock "L" pulse width	PCLKL	_	12	_	_	ns
Clock "H" pulse width	PCLKH	_	12	_	_	ns
DE setup time	ESU	_	5	_	_	ns
DE Hold time	ЕНО	_	10	_	_	ns
Data setup time	DSU	_	5		_	ns
Data Hold time	DHO	_	10		_	ns

Note 1: Input signal rise/fall time: tr, tf  $\leq 5$  ns

Note 2: The threshold voltage of input signal: VIH = 0.7xVDDIO, VIL = 0.3xVDDIO


Page: 14/33

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.




#### 8. Power On/Off Sequence

## Power on sequence



## Power off sequence



Characteristics	Symbol	Conditions	Min	Тур.	Max	Unit
Power on reset time	tpor	_	100	_	_	ns
Reset release time (Reset H - CMD)	tpos	_	50	_	1	ms
CMD – Input timing time	tpot	_	10	_	_	ms
Sleep mode release time	tpoc	_	250	_	_	ms
XRES – VDC power off time	tpof	_	1	_	_	ms

#### [Note 1] To avoid image retention, please input white image for two frames before power off.

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.

Page: 15/33



## 9. Optical Characteristics

### 9.1 Optical Specification

#### 9.1.1 Back light Off w / Touch panel

Ta=25°C

Item	Symb	ool	Condition	MIN	TYP	MAX	Unit	Remarks
	ΘF	{		TBD	40	-		
Viewine Anales	ΘΙ	_	CR ≥ 3	TBD	30	_	Daamaa	Note 0.1
Viewing Angles	JӨ	J	CR 23	TBD	40	_	Degree	Note 9-1
	ΘΙ	)		TBD	40	_		
Chromaticity	White	X	⊖=0°	TBD	TBD	TBD	-	Note 9-3
Chromaticity	Wille	У	0=0	TBD	TBD	TBD	-	Note 9-3
Contrast Ratio	CR		$\Theta = 0^{\circ}$	TBD	8:1	-	-	Note 9-2
Reflectivity	R		$\Theta = 0^{\circ}$	TBD	5	-	%	Note 9-4

#### 9.1.2 Back Light On w / Touch panel

Ta=25°C

Item	Symbol	Condition	MIN	TYP	MAX	Unit	Remarks
	ΘR		TBD	80	-		
Viouina Analas	θL	CR ≥ 5	TBD	80	-	Daaraa	Note 9-1
Viewing Angles	θU	CR 2 3	TBD	80	-	Degree	Note 9-1
	θD		TBD	70	-		
Response Time	Tr+Tf	$\Theta = 0^{\circ}$	-	35	50	ms	Note 9-5
Contrast Ratio CR		⊖=0°	TBD	200:1	-	-	Note 9-6
Luminance	L	$\Theta = 0^{\circ}$ I <sub>F</sub> =20mA	TBD	150	-	cd/m²	Note 9-7
NTSC	-	-	TBD	37	-	%	Note 9-7
Uniformity	-	-	TBD	80	-	%	Note 9-8
Chromoticity	White	⊖=0°	TBD	0.31	TBD		Note 9-3
Chromaticity	y	<b>∀=</b> 0	TBD	0.33	TBD	-	11016 9-3

Page: 16/33

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.



#### 9.2 .Basic measure condition


9.2.1 Driving voltage

VDD= 10.0V, VEE=-5.0V


- 9.2.2 Ambient temperature: Ta=25°C
- 9.2.3 Testing point: measure in the display center point and the test angle  $\Theta=0^{\circ}$
- 9.2.4 Testing Facility

Environmental illumination: ≤ 1 Lux

#### A. System A



#### B. System B




The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.

Page: 17/33



Note 9-1: Viewing angle diagrams (Measure System A)



Note 9-2: Contrast ratio in back light off (Measure System A)

Contrast Ration is measured in optimum common electrode voltage.

$$CR = \frac{Luminance with white image}{Luminance with black image}$$

Note 9-3: White chromaticity as back light off: (Measure System A)

Note 9-4: Reflectivity (R) (Measure System A)


In the measuring system A, calculate the reflectance by the following formula.

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.

Page: 18/33



Note 9-5: Definition of response time: (Measure System B)





Note 9-6: Contrast Ratio in back light On (Measure System B)

Contrast Ration is measured in optimum common electrode voltage.

$$CR = \frac{Luminance with white image}{Luminance with black image}$$

Note 9-7: Luminance: (Measure System B)


Test Point: Display Center

Note 9-8: Uniformity (Measure System B)

The luminance of 9 points as the black dot in the figure shown below are measured and the uniformity is defined as the formula:

Uniformity = The minimum luminance among 9 points

The maximum luminance among 9 points



The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.

Page: 19/33



## 10. Reliability

No	Test Item	Condition
1	High Temperature Operation	Ta=+60°C, 240hrs
2	High Temperature & High Humidity Operation	Ta=+40°C, 95% RH, 240hrs
3	Low Temperature Operation	Ta= -20°C, 240hrs
4	High Temperature Storage (non-operation)	Ta=+70°C, 240hrs
5	Low Temperature Storage (non-operation)	Ta= -30°C, 240hrs
6	Thermal Shock (non-operation)	$-20^{\circ}$ C (30 min ) $\leftarrow \rightarrow 70^{\circ}$ C (30 min),50 cycles
		C=150pF, R=330 $\Omega$ ;
7	Surface Discharge (non-operation) (LCD surface)	Discharge: Air: ±15kV; Contact: ±8kV
		5 times / Point; 5 Points / Panel
8 Sh	Shook (non operation)	Acceleration: 100G; Period: 2.5 ms
0	Shock (non-operation)	Directions: ±X, ±Y, ±Z; Cycles: Three times
		Hit 1,000,000 times with a silicon rubber of R0.8, HS
9	Pin Activation Test (Touch Panel)	60.
9	I in Activation Test (Touch Fanci)	Hitting Force: 250g
		Hitting Speed: 3 time/sec
		Pen: 0.8R Polyacetal stylus
	Writing Friction Resistance Test	Load: 250g
10	(Touch Panel)	Speed: 3 Strokes/sec
	(Touch Lanci)	Stroke: 35mm
		100000 times

Page: 20/33



#### 11. Handling Cautions

#### 11.1 ESD (Electrical Static Discharge) strategy

- ESD will cause serious damage of the panel, ESD strategy is very important in handling. Following items are the recommended ESD strategy
- 11.1.1 In handling LCD panel, please wear gloves with non -charged material. Using the conduction ring connect wrist to the earth and the conducting shoes to the earth is necessary.
- 11.1.2 The machine and working table for the panel should have ESD protection strategy.
- 11.1.3 In handling the panel, ionized air flowing decrease the charge in the environment is necessary.
- 11.1.4 In the process of assemble the module; shield case should connect to the ground.

#### 11.2 Environment

- 11.2.1 Working environment should be clean room.
- 11.2.2 Because touch panel has protective film on the surface, please remove the protection film slowly with ionized to prevent the electrostatic discharge.

#### 11.3 Touch panel

- 11.3.1 The front touch panel is vulnerable to heavy weight, so any input must be done by special stylus or by a finger. Do not put any heavy stuff on it.
- 11.3.2 When any dust or stain is observed on a film surface, clean it using a lens cleaner for glasses or something similar.

#### 11.4 Others

- 11.4.1 Turn off the power supply before connecting and disconnecting signal input cable.
- 11.4.2 Because the connection area of FPC and panel is not so strong, do not handle panel only by FPC or bend FPC.
- 11.4.3 Water drop on the surface when panel is powered on will corrode panel electrode.
- 11.4.4 Before opening up the packing bag, watch out the environment for the panel storage. High temperature and high humidity environment is prohibited.
- 11.4.5 In the case the TFT LCD module is broken, please watch out whether liquid crystal leaks out or not. If your hand touches liquid crystal, wash your hands cleanly with water and soap as soon as possible

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.

Page: 21/33



#### 12. Application Note

- 12.1 Design notes on touch panel
  - 12.1.1 Explanation of each boundary of touch panel
  - A . Boundary of Double-sided adhesive
    - a. Electrically detectable within this zone.

When holding the touch panel by housing, it needs to be held at outside of this zone.

- b. Film is supported by double-sided adhesive tape.
- B . Viewing area
  - a. Cosmetic inspection to be done for this area.

This area is set as inside of boundary of double-sided adhesive with tolerance.

- C . Boundary of transparent insulation
  - a. Purpose is to "Help" to secure insulation.
  - b. Electrical insulation on this area is not guaranteed.
  - c. We do recommend not to hold this area by something like housing or gasket.
  - D. Active area
    - a. This area is where the performance is guaranteed.

This area set as some distance inside from the boundary area of double-sided adhesive tape since its neighboring area is less durable to writing friction.

b. Please refer to the attached module drawing for the bezel opening and window size design.




There is some possibility to damage



No Damage to ITO


Page: 22/33





#### 12.1.2 Housing and touch panel

- A. Please have clearance between the side of touch panel, and any conductive material such as metal frame.(drawing.1) Transparent electrode exists on glass of touch panel from end to end.
- B. It is recommended to fix a touch panel on the LCD module chassis rather than the touch panel housing. Clinging at conductive material and side of touch panel might cause malfunction.



The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.

Page: 23/33



#### 12.2 Note for image discharge circuit


- 12.2.1 The image will remain on display when the power is suddenly cut off in abnormal condition, ie, unit dropped and battery fell out. The phenomenon is because the electrical charge well be held in pixel, if there is no extra input signal to release it, the residual image occurs.
- 12.2.2 The imaging discharge circuit is used for clearing the image residual on display. The circuit is designed on panel and customer can input signal to driver the function especially in the case that the battery or power supplier unit are removable.
- 12.2.3 The circuit below is designed on panel to avoid image sticking.

#### 12.3 Note for 3-Wire command

The LCM support the 3-Wire serial interface to set internal register. Read/Write bit D/C, Serial address D7 to D0 (DIN) and serial data D7 to D0 (DOUT) are read at the rising edge of the serial clock, via the serial input pin. This data is synchronized on the rising edge of eighth serial clock and is then converted to parallel data. The serial interface signal timing chart is shown below.

#### a) Command write instruction

While the XCS signal is low, a zero detected in the DIN signal causes the serial interface controller to recognize the next SCL rising edge as D7 of a command and start fetching data. In the input data, MSB = D7 and LSB = D0. Once the LSB of the command has been input, the serial interface controller expects either a command or parameter data according to the rising edge. If D/C = high, it recognizes the data the host transmits next as a parameter. If D/C = low, it recognizes the next data as a command.



#### b) Status read


The JBT6K78-AS(PI) allows the host to issue a request (status read instruction) to retrieve the internal chip status and ID information. Status data and ID information are output on the rising edge of SCL. After reading status data and ID information, the host can enable the next command transfer by driving XCS high temporarily and then back low. Note that the status read protocol varies with the operation command type.

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.


Page: 24/33



For the 8 bits long operation command (06, 07, 08h, and 0Ah to 0Eh)



For the 16 or more bits long operation command (04,09h, and EBh)




The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.

Page: 25/33




#### Transfer out of rule

Example of introducing conventions for transferring the XCS signal in units of 8 bits



In the above example of transfer for the JBT6K74-21AS, an operation code is specified in the command area configured when D/C = 0. In this case, the internal command register accepts only the data of the parameter assigned by the operation code, with excess data invalidated in the valid XCS period. If the valid XCS period is fixed, however, the following status is set up.

Example) When XCS = 32 bits, and DIN = 9 bits (command) + (1 bit (D/C) + 8 bits (parameter))



Note: In the above example, the 32-bit XCS signal is valid and fixed. This also applies to 16- or 24-bit applications. You should note the following points.


- For consecutive command transfer, if data is transferred in the invalid-data period in the above example and the transfer doesn't finish in the valid XCS period, the data transfer is interrupted by the break or pause function. In this case, you resend data according to rules covered in paragraph c), "Data recovery after transfer interruption or suspension."
- With transfer restrictions (for example, a XCS signal format is set) or with other restrictions, you should prevent trouble by driving the XCS signal high for each command.

Page: 26/33

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.



#### Serial Interface



Serial in	nterface and Reset						
Parame	ter	Symbol	Conditions	Min.	Тур.	Max.	Unit
	Clock cycle	tscyc	_	100	_	=	ns
Write	SCL "H" Period	tshw	_	35	_	_	ns
mode	SCL "L" Period	tslw		35	_	1	ns
mouc	Data Set-up Time	tsds		20	_	_	ns
	Data Hold Time	tsdh		20	_	1	ns
	Clock cycle	tscyc		150	_	_	us
Read	SCL "H" Period	tshw	1	60	_	1	ns
mode	SCL "L" Period	tslw		60	_	1	ns
mode	Output Data Delay Time	tacc	I	10	_	50	ns
	Output Data Hold Time	toh		15	_	50	ns
XCS '	'L" cancel time	tscc	I	20	_	1	ns
XCS '	'H" pulse width	tchw		40	_		ns
XCS sig	gnal setup time	tcss		30			ns
XCS sig	gnal hold time	tesh	_	35	_	_	ns

Note 1: Input signal rise/fall time: tr, tf  $\leq$  15 ns

Note 2: The threshold voltage of input signal: VIH = 0.7xVDDIO, VIL = 0.3xVDDIO

Page: 27/33

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.



#### Command descriptions:

Operation code (hex)	byte	Function	P	in set	ting	Valid FR sync.mode	R/W/C		lal reg [H		alue				1st b	oyte			
(nex)			XCS	SCL	XRES	sync.mode		1	2	3	4	D7	D6	D5	D4	D3	D2	D1	D0
Date setup comma	and																		
00	0	No operation	0	+	1		С			-									
01	0	Software rest	0	+	1		С			-									
												XX	XX	XX	XX	XX	XX	XX	XX
												0	1	1	1	0	1	0	0
04	3	Read display identification	0	+	1		R	74	80	10	00	1	V6	V5	V4	V3	V2	V1	V0
		information	4									1	0	0	0	0	0	0	0
												0 XX	0 XX	0 XX	XX 1	0 XX	0 xx	0 xx	0 xx
												*	*	RCR5	RCR4	RCR3	RCR2	RCR1	RCR
06	1	Read red color	0	+	1		R	00	00	00	00			RCRO	KCKT	KCKS	RCRZ	KCKI	KCK
	1.		1.				T_					*	*	RCG5	RCG4	RCG3	RCG2	RCG1	RCG
07	1	Read green color	0	+	1		R	00	00	00	00								
08	1	Read blue color	0		1		R	00	00	00	00	*	*	RCB5	RCB4	RCB3	RCB2	RCB1	RCB(
06	1	Read blue color	U	+	1		Л	00	00	00	00								
												RDS31		RDS29	RDS28		RDS26	*	*
												0	0	0	0	0	0	0	0
												*	RDS22	RDS21	RDS20	*	*	RDS17	*
09	4	Read display status	0	+	1		R	00	60	00	00	0	*	I DDG12	0	0	0 RDS10	0	0
												0	0	RDS13 0	0	0	0	0	0
												*	*	*	RDS4	RDS3	RDS2	RDS1	*
												0	0	0	0	0	0	0	0
0.4	١,	D 1 11 1			,		D	00	00	00	00	RDP7	*	*	RDP4	*	RDP2	*	*
0A	1	Read display power mode	0	+	1		R	00	00	00	00	0	0	0	0	0	0	0	0
0B	1	Read display MADCTL setting	0	+	1		R	00	00	00	00	RDM7	RDM6	RDM5	RDM4	RDM3	*	*	*
OD	1	icad display MADC1L setting	U	Т	1		K	00	00	00	00	0	0	0	0	0	0	0	0
0C	1	Read interface color format	0	+	1		R	60	00	00	00	*	RDF6	RDF5	RDF4	*	*	*	*
												0	1 *	1	0	0	0	0	0
0D	1	Read display image mode	0	+	1		R	00	00	00	00	0	0	RDI5		0	0		
	-											*	*	0 RDS15	0 RDS14	RDS13	RDS12	0	0
0E	1	Read display signal mode	0	+	1		R	00	00	00	00	0	0	0	0	0	0	0	0
10	0	Sleep-in	0	+	1		С			-				0	0	0	U	Ü	
11	0	Sleep-out	0	+	1		C			-									
12	0																		
13	0	Don't use								-									
20	0	Inversion off	0	+	1		С			-									
21	0	Inversion on	0	+	1		С												
26		Don't use						00	00	00	00								
28	0	Display off	0	+	1		С			-									
29	0	Display on	0	+	1		С			-									
2A to 30		Don't use					1			-									
36	1	Memore acceess control	0	+	1		W	00	00	00	00	B7	B6	B5	B4	B3	*	*	*
			-				1					0	0 IPF6	0 IPF5	0 IPF4	0	0	0	0
3A	1	RGB Interface data format	0	+	1		W	60	00	00	00	0	IPF6	1	1PF4 0	0	0	0	0
			1				+		1			IS7	IS6	IS5	IS4	IS3	IS2	IS1	IS0
3B	1	Quad Date configuration	0	+	1		W	00	00	00	00	0	0	0	0	0	0	0	0

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.



Date setup command           B0         1         Ppwer supply on/off control         0         +         1           B1         1         Booster operation setup         0         +         1           B2         1         Booster mote setup         0         +         1           B3         1         Booster frequencies setup         0         +         1           B4         1         Operational amplifer capability / System clock freq. Division setup         0         +         1           B5         1         VSC voltage adustment         0         +         1           B6         1         VCOM voltagee adustment         0         +         1		W W W W	16 5A 33	00 00 00	00 00 00	00	* 0 *	* 0 XVV2	* 0 XVV1	DSTB 1	* 0	AVON 1	XVON 1	RVON 0
B1 1 Booster operation setup 0 + 1  B2 1 Booster mote setup 0 + 1  B3 1 Booster frequencies setup 0 + 1  B4 1 Operational amplifer capability / System clock freq. Division setup  B5 1 VSC voltage adustment 0 + 1  B6 1 VCOM voltagee adustment 0 + 1		W W	5A 33	00	00					1	-	1	1	
B2 1 Booster mote setup 0 + 1  B3 1 Booster frequencies setup 0 + 1  B4 1 Operational amplifer capability / System clock freq. Division setup 0 + 1  B5 1 VSC voltage adustment 0 + 1  B6 1 VCOM voltagee adustment 0 + 1		W	33	00		00	*	XVV2	3/3/3/1		X / CLA 3 / X /			
B2 1 Booster mote setup 0 + 1  B3 1 Booster frequencies setup 0 + 1  B4 1 Operational amplifer capability / System clock freq. Division setup 0 + 1  B5 1 VSC voltage adustment 0 + 1  B6 1 VCOM voltagee adustment 0 + 1		W	33	00		00				XVV0	VGAMV	VGAMV	VGAMV	VGAMV
B3 1 Booster frequencies setup 0 + 1  B4 1 Operational amplifer capability / System clock freq. Division setup 0 + 1  B5 1 VSC voltage adustment 0 + 1  B6 1 VCOM voltagee adustment 0 + 1		W	11		00					AVVU	3	2	1	0
B3 1 Booster frequencies setup 0 + 1  B4 1 Operational amplifer capability / System clock freq. Division setup 0 + 1  B5 1 VSC voltage adustment 0 + 1  B6 1 VCOM voltagee adustment 0 + 1		W	11		00	_	0	1	0	1	1	0	1	0
B4 1 Operational amplifer capability / System clock freq. Division setup 0 + 1  B5 1 VSC voltage adustment 0 + 1  B6 1 VCOM voltagee adustment 0 + 1				m		00	*	*	AV23	AVDS	*	*	XV23	XVDS
B4 1 Operational amplifer capability / System clock freq. Division setup 0 + 1  B5 1 VSC voltage adustment 0 + 1  B6 1 VCOM voltagee adustment 0 + 1				$\Omega$	t		0	0	1 FSX1	1 FSX0	0	0	1 FSA1	FSA0
B4         1         System clock freq. Division setup         0         +         1           B5         1         VSC voltage adustment         0         +         1           B6         1         VCOM voltagee adustment         0         +         1		W	0.	00	00	00	0	0	0	1	0	0	0	1 1
B5 1 VSC voltage adustment 0 + 1  B6 1 VCOM voltagee adustment 0 + 1		W		00	00	00	*	*	SSCLK1	SSCLK0	*	*	ABSW1	ABSW0
B6 1 VCOM voltagee adustment 0 + 1			01	00	00	00	0	0	0	0	0	0	0	1
B6 1 VCOM voltagee adustment 0 + 1	+ +	W	20	00	00	00	*	*	CASJ5	CASJ4	CASJ3	CASJ2	CASJ1	CASJ0
							0	0	1	0	0	0	0	0
		W	40	00	00	00	* 0	COMAJ5	COMAJ4 0	COMAJ3 0	COMAJ2 0	COMAJ1 0	COMAJO 0	COMAJ1 0
							*	*	*	*	VSPL	HSPL	EPL	DPL
B7 1 Comfigure an external displsy signal 0 + 1		W	03	00	00	00	0	0	0	0	0	0	1	1
								CONT	PEV	DCCKE	STV	CKV	OEV	VCSCO
							AUTO	CONT	FEV	V	31 V	CKV	OEV	MD
B8 2 Output control 0 + 1		W	FF	F5	00	00	1	1	1	1	1	1	1	1
							FR	FDON	ASW1	ASW0	VSIG1	VSIG0	DCG	VGAM
							*	1	DCCKS1	1 DCCKS0	0	DCEVS2	0 DCEVS1	DCEVS0
B9 1 DCCLK and DCEV timing setup 0 + 1		W	24	00	00	00	0	0	1	0	0	1	0	0
DA 1 D' 1 1 (1)		***	01	00	00	00	*	*	*	NBW	*	*	*	D8M
BA 1 Display mode setup (1) 0 + 1		W	01	00	00	00	0	0	0	0	0	0	0	1
BB 1 Display mode setup (2) 0 + 1		W	00	00	00	00	*	*	*	*	*	NPC	*	*
BB 1 Bispary mode setup (2)		.,	00	00	00	00	0	0	0	0	0	0	0	0
BC 1 Display mode setup 0 + 1		W	00	00	00	00	SIGCON	*	RAR	RWM1	RWM0	*	DISP1	DISP0
							0 SRON	0	0 PBOS	0	0	0 ASS2	0 ASS1	0 ASS0
BD 1 ASW signal slew rate adjustment 0 + 1		W	02	00	00	00	0	0	0	0	0	0	1	0
Dummy display (whate/black)count							X2WS3	X2WS2	X2WS1	X2WS0	X2WE3	X2WE2	X2WE1	X2WE0
BE 1 setup 0 + 1		W	00	00	00	00	0	0	0	0	0	0	0	0
for QuadData operation							0	0	U		0	0	0	U
BF 1 Drive system chang control 0 + 1		W	11	00	00	00	*	*	*	VCOMA C	*	*	*	*
Bi Drive system chang control		vv	11	00	00	00	0	0	0	0	0	0	0	0
G0 1 01 17D 1 1		***	1.1	00	00	00	PTA3	PTA2	PTA1	PTA0	TA3	TA2	TA1	TA0
CO 1 Sleep-out FR count setup(A) 0 + 1		W	11	00	00	00	0	0	0	1	0	0	0	1
C1 1 Sleep-out FR count setup(B) 0 + 1		W	11	00	00	00	PTB3	PTB2	PTB1	PTB0	TB3	TB2	TB1	TB0
CI I bleep out I't count setup(b)		"	11	00	00	00	0	0	0	1	0	0	0	1
C2 1 Sleep-out FR count setup(C) 0 + 1		W	11	00	00	00	PTC3	PTC2	PTC1	PTC0	TC3	TC2	TC1	TC0
							0 PTD7	0 PTD6	0 PTD5	1 PTD4	0 PTD3	0 PTD2	0 PTD1	PTD0
				l		١	0	0	1	0	0	0	0	0
C3 2 Sleep-in line clock count setup(D) 0 + 1		W	20	40	00	00	*	TD6	TD5	TD4	TD3	TD2	TD1	TD0
				L			0	1	0	0	0	0	0	0
							PTE7	PTE6	PTE5	PTE4	PTE3	PTE2	PTE1	PTE0
C4 2 Sleep-in line clock count setup(E) 0 + 1		W	30	60	00	00	0	0	1	1	0	0	0	0
				l			*	TE6	TE5	TE4	TE3	TE2	TE1	TE0
	+						0 PTF7	1 PTF6	PTF5	0 PTF4	0 PTF3	0 PTF2	0 PTF1	0 PTF0
						١	0	0	0	1 11'4	0	0	0	0
C5 2 Sleep-in line clock count setup(F) 0 + 1		W	10	20	00	00	*	TF6	TF5	TF4	TF3	TF2	TF1	TF0
				L	L		0	0	1	0	0	0	0	0
							PTG7	PTG6	PTG5	PTG4	PTG3	PTG2	PTG1	PTG0
C6 2 Sleep-in line clock count setup(G) 0 + 1		W	60	C0	00	00	0	1	1	0	0	0	0	0
							TG7	TG6	TG5	TG4	TG3	TG2	TG1	TG0
	+						*	1 PK12	0 PK11	0 PK10	0	0 PK02	0 PK01	0 PK00
							0	0	1	1	0	0	1	1
C7   2   Gamma 1 fine tuning(1)   0   +   1		W	33	43	00	00	*	PK32	PK31	PK30	*	PK22	PK21	PK20
				l			0	1	0	0	0	0	1	1
C8 1 Gamma 1 fine tuning(2) 0 + 1		W	44	00	00	00	*	PK52	PK51	PK50	*	PK42	PK41	PK40

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.

Page: 29/33





I				ĺ	Ì					l	l	0	1	0	0	0	1	0	0
Ī	C9	2	Gamma 1 inclnation adjustment	٥	-	1	W	22	00	00	00	*	PR12	PR11	PR10	*	PR02	PR01	PR00
l	C9	Δ	Ganinia i incination adjustinent	U	+	1	vv	ככ	8	00	00	0	0	1	1	0	0	1	1
I	CA	1	Gamma blue offset adjustment	0	+	1	W	00	00	00	00	BLON	BUP2	BUP1	BUP0	*	BOFS2	BOFS1	BOFS0
	C11	1	Gamma brac criset adjustment			1	"	00	00	00	00	0	0	0	0	0	0	0	0

Basic e	etout o	ommand																	
Dasic s	cioui c	Blanking period control (1)		1		1	1	Π	*	*	*	*	*	*	ENAON	THVON			
CF	1	[PCLK synchronization:Table1]	0	+	1		W	02	00	00	00	0	0	0	0	0	0	ENAON 1	0
		Blanking period control (2)	1									TH7	TH6	TH5	TH4	TH3	TH2	TH1	TH0
D0	2	[PCLK synchronization:Table1]	0	+	1							0	0	0	0	1 1 1 1	0	0	0
		[I CER synchronization. Fabic1]					W	08	04	00	00	TV7	TV6	TV5	TV4	TV3	TV2	TV1	TV0
												0	0	0	0	0	1 1 2	0	0
		CKV timing control on/off										*	*	*	*	*	*	*	VKAON
D1	1	[PCLK synchronization:Table1]	0	+	1		W	01	00	00	00	0	0	0	0	0	0	0	1
		CKV1,2 timing control	1									*	*	CKVS5	CKVS4	CKVS3	CKVS2	CKVS1	CKVS0
D2	2	[PCLK synchronization:Table1]	0	+	1							0	0	0	0	0	0	0	0
		[rearroynementation ractor]	1				W	00	1E	00	00	*	*	CKVE5	CKVE4	CKVE3	CKVE2	CKVE1	CKVE0
			1									0	0	0	1	1	1	1	0
		OVE timing control	1									*	*	OEVS5	OEVS4	OEVS3	OEVS2	OEVS1	OEVS0
D3	2	[PCLK synchronization:Table1]	0	+	1							0	0	0	1	0	1	0	0
							W	14	28	00	00	*	*	OEVE5	OEVE4	OEVE3	OEVE2	OEVE1	OEVE0
												0	0	1	0	0	1	0	0
		ASW timing cotrol (1)	1 _									*	*	ASWS5	ASWS4	ASWS3	ASWS2	ASWS1	ASWS0
D4	2	[PCLK synchronization:Table1]	0	+	1		***	20		00	00	0	0	1	0	1	0	0	0
							W	28	64	00	00	ASWW7	ASWW6	ASWW5	ASWW4	ASWW3	ASWW2	ASWW1	ASWW0
												0	1	1	0	0	1	0	0
		ASW timing control (2)										*	*	ASWP5	ASWP4	ASWP3	ASWP2	ASWP1	ASWP0
D5	1	[PCLK synchronization:Table1]	0	+	1		W	28	00	00	00	0	0	1	0	1	0	0	0
		Blanking period control (1)	1									*	*	*	*	*	*	ENAON2	
D6	1	[PCLK synchronization:Table2]	0	+	1		W	02	00	00	00	0	0	0	0	0	0	1	0
		Blanking period control (2)	1									TH72	TH62	TH52	TH42	TH32	TH22	TH12	TH02
D7	2	[PCLK synchronization:Table2]	0	+	1							0	0	0	0	1	0	0	0
							W	08	04	00	00	TV72	TV62	TV52	TV42	TV32	TV22	TV12	TV02
												0	0	0	0	0	1	0	0
												*	*	*	*	*	*	*	VKVON
D8	1	CKV timing control on/off	0	+	1		W	01	00	00	00	*	*	*	*	*	*	*	2
		[PCLK synchronization:Table2]										0	0	0	0	0	0	0	1
D9	2	CKV1,2 timing control	0	+	1							*	*	CKVS52	CKVS42	CKVS32	CKVS22	CKVS12	CKVS02
D9	2	[PCLK synchronization:Table2]	U	+	1		W	00	08	00	00	0	0	0	0	0	0	0	0
							VV	00	00	00	00	*	*	CKVE52	CKVE42	CKVE32	CKVE22	CKVE12	CKVE02
												0	0	0	0	1	0	0	0
DA	2	Read ID1	0	+	1							XX	XX	XX	XX	XX	XX	XX	XX
DA	2	Read 1151	U	Т	1		R	74	10			0	1	1	1	0	1	0	0
							IX	74	10	-	-	XX	XX	XX	XX	XX	XX	XX	XX
												0	0	0	1	0	0	0	0
DB to		Don't use						00	00	00	00	*	*	*	*	*	*	*	*
DD								00	00	00	00								
DE	2	OEV timing control	0	+	1				1			*	*	OEVS52	OEVS42	OEVS32	OEVS22	OEVS12	OEVS02
	۷	[PCLK synchronization:Table2]	Ü	Ľ	1		W	05	()A	00	00	0	0	0	0	0	1	0	1
		1						00	011	30		*	*	OEVE52	OEVE42	OEVE32	OEVE22	OEVE12	OEVE02
										<u> </u>		0	0	0	0	1	0	1	0
DF	2	ASW timing control(1)	0	+	1							*	*	ASWS52		ASWS32		ASWS12	
		[PCLK synchronization:Table2]	Ŭ	Ŀ					١			0	0	0	0	1	0	1	0
							W	0A	19	00	00	110 ,	ASWW6		ASWW4		ASWW2	ASWW1	
			<u> </u>			1	1					2	2	2	2	2	2	2	2
<u> </u>			1	<u> </u>	-		-		-	<u> </u>	-	0	0	0	1	1	0	0	1
E0	1	ASW timing contro(2)	0	+	1		W	0A	00	00	00	*	*	ASWP52	ASWP42	ASWP32	ASWP22	ASWP12	ASWP02
		[PCLK synchronization:Table2]	Ľ	L'	L	<u> </u>	Ľ	J. 1	L			0	0	0	0	1	0	1	0
г.	-	D 11. 11. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1	^		4		777	00	00	00	00	*	*	*	*	*	*	*	CSCON
E1	1	Built-in oscillator on/off	0	+	1		W	00	00	00	00	0	0	0	0	0	0	0	0
		Built-in oscillator frequency division				<del>                                     </del>				$\vdash$		*	*	*	*	*	OSCR2	OSCR1	OSCR0
E2	1	setup	0	+	1		W	00	00	00	00								
		scrup	_		<u> </u>	-	<u> </u>		<u> </u>	<u> </u>		0	0	0	0	0	0	0	0
E3	1	Built-in oscillator clock count setup	0	+	1		W	32	00	00	00	S1H7	S1H6	S1H5	S1H4	S1H3	S1H2	S1H1	S1H0
		Bank in oscillator clock count scrup	L	L'	_ 1	<u> </u>	Ľ	L	50			0	0	1	1	0	0	1	0
E4	2	CKV timing contorl	0	+	1		W	00	03	00	00	*	*	*	*	SCKS3	SCKS2	SCKS1	SCKS0
			•	•					•	•	•			1		1			

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.

Page: 30/33




# TD035STEE1

		for using built-in oscillator										0	0	0	0	0	0	0	0
												*	*	*	*	SCKE3	SCKE2	SCKE1	SCKE0
												0	0	0	0	0	0	1	1
E5	2	OEV timingcontrol	0		1							*	*	*	*	SOES3	SOES2	SOES1	SOES0
ES	2	for using built-in oscillator	0	+	1		w	02	04	00	00	0	0	0	0	0	0	1	0
							VV	02	04	00	00	*	*	*	*	SEEE3	SEEE2	SEEE1	SEEE0
												0	0	0	0	0	1	0	0
E6	1	DCEV timing control	0	+	1		W	03	00	00	00	*	*	*	*	SEVW3	SEVW2	SEVW1	SEVW0
Lo	1	for using built-in oscillator	Ů	Ċ	1			03	00	00	00	0	0	0	0	0	0	1	1
E7	2	ASW timing setup	0	+	1							*	*	*	*	SASW3	SASW2	SASW1	SASW0
		for using built-in oscillator(1)		Ĺ								0	0	0	0	0	1	0	0
							W	04	0A	00	00	*	*	*	*	SASWW 3	SASWW 2	SASWW 1	SASWW 0
												0	0	0	0	1	0	1	0
E8	1	ASW timing setup	0		1		W	04	00	00	00	*	*	*	*	SASWP3	SASWP2	SASWP1	SASWP(
Eδ	1	for using built-in oscillator(2)	0	+	1		W	04	00	00	00	0	0	0	0	0	1	0	0
E9	1	Booater clock setup	0		1		W	10	00	00	00	*	*	PTCKS1	PTCKS0	*	*	*	*
E9	1	for using built-in oscillator	0	+	1		VV	10	00	00	00	0	0	0	1	0	0	0	0
EA	2	Vertical blanking count setup	0	+	1							*	SVBP6	SVBP5	SVBP4	SVBP3	SVBP2	SVBP1	SVBP0
LA	2	for using built-in oscillator	U	т	1		w	10	10	00	00	0	0	0	1	0	0	0	0
							] "	10	10	00	00	*	SVFP6	SVFP5	SVFP4	SVFP3	SVFP2	SVFP1	SVFP0
												0	0	0	1	0	0	0	
EB	2	Read VCS (B5h) and VCOM	0	+	1							*	*	R1D5	R1D4	R1D3	R1D2	R1D1	R1D0
ED	2	(B6h)setting status	U	+	1		W	20	40	00	00	0	0	1	0	0	0	0	0
							VV	20	40	00	00	*	R2D6	R2D5	R2D4	R2D3	R2D2	R2D1	R2D0
												0	1	0	0	0	0	0	0
EC	2	Total number of horizontal clack xycles(1)	0	+	1							*	*	*	*	VHTTL1	VHTTL1 0	VHTTL9	VHTTL8
		[PCLK sync.for VGA]					W	01	F0	00	00	0	0	0	0	0	0	0	1
												VHTTL7	VHTTL6	VHTTL5	VHTTL4	VHTTL3	VHTTL2	VHTTL1	VHTTLO
												1	1	1	1	0	0	0	0
		Total number of horizontal clack										*	*	*	*	*		QHTTL0	
ED	2	xycles(2) [PCLK sync.for QVGA]	0	+	1		W	00	FF.	00	00	0	0	0	0	0	0	9	8
		[PCLK Sylic.lol QVGA]	-								00	0 QHTTL7	0 QHTTL6	OHTTL5	OHTTL4	QHTTL3	•		QHTTLO
												QHIIL/	QH11L0	QH11L3	QHIIL4	1	1	QHIILI 1	1
												*	*	*	*	*	*	*	*
EE		Don't use						00	00	00	00								
EF		Doubt was						00	00	00	00	*	*	*	*	*	*	*	*
EF		Don't use			1	1		W	UU	00	UU								



## 13. Mechanical Drawing




The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.

Page: 32/33



### 14. Packing Drawing



#### 3.5" Module(TD035STEE1) delivery packing method

- (1). Place the module into tray cavity(with display face down).
- (2). Stacking the tray with 15 layers and with 1 empty tray above the stacking tray unit. and place 2pcs desiccant on the empty tray.
- (3). Place the stacking tray unit into the LDPE bag and fixed by adhesive tape.
- (4).Place 1pc cardboard inside the carton bottom, then pack the package unit into the carton, and place 1pc cardboard on the package uint.
- (5). Sealing the carton with adhesive tape.

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.

Page: 33/33