

# TD34063

DC TO DC CONVERTER CONTROLLER


#### DESCRIPTION


The TD34063 Series is a monolithic control circuit containing the primary functions required for DC to DC converters. These devices consist of an internal temperature compensated reference, comparator controlled duty cycle oscillator with an active current limit circuit, driver and high current output switch. This series was specifically designed to be incorporated in Step-Down and Step-Up and Voltage-Inverting applications with a minimum number of external components.

### FEATURES


- \*Operation from 3.0V to 40V.
- \*Short circuit current limiting.
- \*Low standby current.
- \*Output switch current of 1.5A without external
- transistors.
- \*Frequency of operation from 100Hz to 100kHz.
- \*Step-up, step-down or inverting switch regulators.

# **BLOCK DIAGRAM**





### **PIN CONFIGURATION**



### ORDERING INFORMATION

Device	Operating Temperature Range	Package
TD34063	$T_A = 0^{\circ}C$ to $+70^{\circ}C$	PDIP-8
TD34063	$T_A = 0^{\circ}C$ to $+70^{\circ}C$	SOP-8

<b>ELECTRICAL CHARACTERISTICS</b> ( $V_{cc}$ =5.0V, $T_A = T_{low}$ to $T_{hiah}$ [Note 3], unless otherwise specified.)					
Characteristics	Symbol	Min	Тур	Max	Unit
OSCILLATOR					
Frequency ( $V_{pin5} = 0 V$ , $C_T = 1.0 nF$ , $T_A = 25^{\circ}C$ )	f <sub>osc</sub>	24	33	42	kHz
Charge Current ( $V_{CC}$ =5.0 V to 40 V, $T_A$ = 25°C)	I <sub>chg</sub>	22	33	42	uA
Discharge Current ( $V_{CC}$ =5.0 V to 40 V, $T_A$ = 25°C)	I <sub>dischg</sub>	140	200	260	uA
Discharge to Charge Current Ratio (Pin7 to $V_{CC}$ , $T_A = 25^{\circ}C$ )	I <sub>discha</sub> / I <sub>cha</sub>	5.2	6.2	7.5	
Current Limit Sense Voltage ( $I_{chg} = I_{dischg}, T_A = 25^{\circ}C$ )	V <sub>ipk(sense)</sub>	250	300	350	mV
OUTPUT SWITCH (Note 4)	•				
Saturation Voltage, Darlington Connection (Note 5)	V <sub>CE(sat)</sub>	-	1.0	1.3	V
(I <sub>SW</sub> = 1.0 A, Pins 1,8 connected)	V CE(sat)		1.0	1.0	v
Saturation Voltage, Darlington Connection	V <sub>CE(sat)</sub>	-	0.45	0.7	V
$(I_{SW} = 1.0 \text{ A}, R_{pin 8} = 82 \text{ to } V_{CC}, \text{ Forced} = 20)$	CE(sat)			0.7	•
DC Current Gain ( $I_{SW}$ = 1.0 A, $V_{CE}$ =5.0 V, $T_A$ = 25°C)	h <sub>FE</sub>	50	120	-	-
Collector Off-State Current (V <sub>CE</sub> = 40 V)	I <sub>C(off)</sub>	-	0.01	100	uA
COMPARATOR					
Threshold Voltage					
$T_A = 25^{\circ}C$	V <sub>th</sub>	1.23	1.25	1.27	V
Threshold Voltage Line Regulation ( $V_{cc} = 3.0 \text{ V to } 40 \text{ V}$ )	Reg <sub>line</sub>	-	1.4	5.0	mV
Input Bias Current (V <sub>in</sub> = 0 V)	I <sub>IB</sub>	-	-40	-400	nA
TOTAL DEVICE					
Supply Current ( $V_{cc} = 5.0$ V to 40 V, $C_T = 1.0$ nF, Pin 7 = $V_{cc}$ ,	1		25	4.0	mA
$V_{pin 5} > V_{th}$ , Pin 2 = Gnd, remaining pins open)	I <sub>cc</sub>	-	2.5	4.0	IIIA

#### **MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
Power Supply Voltage	V <sub>cc</sub>	40	V
Comparator Input Voltage Range	V <sub>IR</sub>	-0.3 to +40	V
Switch Collector Voltage	V <sub>C(switch)</sub>	40	V
Switch Emitter Voltage (V <sub>pin 1</sub> = 40 V)	V <sub>E(switch)</sub>	40	V
Switch Collector to Emitter Voltage	V <sub>CE(switch)</sub>	40	V
Driver Collector Voltage	V <sub>C(driver)</sub>	40	V
Driver Collector Current (Note 1)	I <sub>C(driver)</sub>	100	mA
Switch Current	I <sub>sw</sub>	1.5	A
Power Dissipation and Thermal Characteristics $T_{4} = 25 \degree C$	P <sub>D</sub>	1.0	W
Thermal Resistance	R <sub>JA</sub>	100	°C/W
Operating Junction Temperature	TJ	+150	°C
Operating Ambient Temperature Range	T <sub>A</sub>	0 to +70	°C
Storage Temperature Range	T <sub>stg</sub>	-65 to +150	°C

NOTE :

1. Maximum package power dissipation limits must be observed.

2. ESD data available upon request.

3.  $T_{low} = 0 \degree C$ ,  $T_{high} = +70 \degree C$ 


4. Low duty cycle pulse techniques are used during test to maintain junction temperature as close to ambient temperature as possible.

5.If the output switch is driven into hard saturation (non-Darlington configuration) at low switch currents (300mA) and high driver currents (30mA), it may take up to 2.0uS for it to come out of saturatiion. This condition will shorten the off time at frequencies 30kHz, and is magnified at high temperatures. This condition does not occur with a Darlington configuration, since the output switch cannot saturate. If a non-Darlington configuration is used, the following output drive condition is recommended:


Forced of output switch: 
$$\frac{\text{Ic output}}{\text{Ic driver - 7.0 mA}^*} \ge 10$$

\*The 100 resistor in the emitter of the driver device requires about 7.0 mA before the output switch conducts.


# TYPICAL PERFORMANCE CHARACTERISTICS




V<sub>FB</sub>, Threshold Voltage vs Temperature




Emitter-Follower Configuration Output Switch Saturation Voltage vs Emitter Current











Common-Emitter Configuration Output Switch Saturation Voltage vs Collector Current



Note 4. Low duty cycle pulse techniques are used during test to maintain junction temperature as close to ambient temperature as possible.






## Figure 1. Voltage Inverting Converter


Test	Condition	Results
Line Regulation	$V_{in} = 4.5 V \text{ to } 6.0 V$ , Io = 100 mA	$3.0 \text{ mV} = \pm 0.012\%$
Load Regulation	$V_{in} = 5.0 \text{ V}, \text{ Io} = 10 \text{ mA to } 100 \text{ mA}$	$0.022 \text{ V} = \pm 0.09\%$
Output Ripple	V <sub>in</sub> = 5.0 V, Io = 100 mA	500 mVpp
Short Circuit Current	$V_{in} = 5.0 \text{ V}, \text{ R}_{L} = 0.1$	910 mA
Efficiency	V <sub>in</sub> = 5.0 V, Io = 100 mA	62.2%
Output Ripple With Optional Filter	V <sub>in</sub> = 5.0 V, Io = 100 mA	70 mVpp

Figure 2. External Current Boost Connections for Ic Peak Greater than 1.5 A


#### 2a. External NPN Switch

2b. External PNP Saturated Switch











Test	Condition	Results
Line Regulation	V <sub>in</sub> = 15 V to 25 V, Io = 500 mA	12 mV = ±0.12%
Load Regulation	$V_{in} = 25 V$ , Io = 50 mA to 500 mA	$3.0 \text{ mV} = \pm 0.03\%$
Output Ripple	V <sub>in</sub> = 25 V, Io = 500 mA	120 mVpp
Short Circuit Current	$V_{in} = 25 \text{ V}, \text{ R}_{L} = 0.1$	1.1 A
Efficiency	V <sub>in</sub> = 25 V, Io = 500 mA	83.7%
Output Ripple With Optional Filter	V <sub>in</sub> = 25 V, Io = 500 mA	40 mVpp

Figure 4. External Current Boost Connections for Ic Peak Greater than 1.5 A


## 4a. External NPN Switch

4b. External PNP Saturated Switch










Test	Condition	Results
Line Regulation	V <sub>in</sub> = 8.0 V to 16 V, Io = 175 mA	$30 \text{ mV} = \pm 0.05\%$
Load Regulation	V <sub>in</sub> = 12 V, lo = 75 mA to 175 mA	$10 \text{ mV} = \pm 0.017\%$
Output Ripple	V <sub>in</sub> = 12 V, lo = 175 mA	400 mVpp
Efficiency	V <sub>in</sub> = 12 V, Io = 175 mA	87.7%
Output Ripple With Optional Filter	V <sub>in</sub> = 12 V, Io = 175 mA	40 mVpp

Figure 6. External Current Boost Connections for Ic Peak Greater than 1.5 A



Note 5: If the output switch is driven into hard saturation (non-Darlington configuration) at low switch currents ( 300 mA) and high driver currents ( 30 mA), it may take up to 2.0 us to come out of saturation. This condition will shorten the off time at frequencies 30 kHz, and is magnified at high temperatures. This condition does not occur with a Darlington configuration, since the output switch cannot saturate. If a non-Darlington configuration is used, the following output drive condition is recommended.



#### **Plastic DIP Outline Dimensions**

8-pin DIP (300mil) Outline Dimensions








Symbol		Dimensions in mil	
Symbol	Min.	Nom.	Max.
A	355	—	375
В	240		260
С	125	—	135
D	125	_	145
E	16	—	20
F	50		70
G		100	—
н	295		315
I	335	_	375
α	0°	_	15°

#### **SOP Outline Dimensions**


8-pin SOP (150mil) Outline Dimensions





Symbol		Dimensions in mil	
Symbol	Min.	Nom.	Max.
A	228	—	244
В	149		157
С	14	_	20
C'	189		197
D	53	_	69
E		50	_
F	4	_	10
G	22		28
н	4		12
α	0°		10°

## **Carrier Tape Dimensions**



## SOP 8N

Symbol	Description	Dimensions in mm
w	Carrier Tape Width	12.0+0.3 0.1
Р	Cavity Pitch	8.0±0.1
E	Perforation Position	1.75±0.1
F	Cavity to Perforation (Width Direction)	5.5±0.1
D	Perforation Diameter	1.55±0.1
D1	Cavity Hole Diameter	1.5+0.25
P0	Perforation Pitch	4.0±0.1
P1	Cavity to Perforation (Length Direction)	2.0±0.1
A0	Cavity Length	6.4±0.1
В0	Cavity Width	5.20±0.1
К0	Cavity Depth	2.1±0.1
t	Carrier Tape Thickness	0.3±0.05
С	Cover Tape Width	9.3