



TD381BA

N-Channel Logic Level Enhancement Mode MOSFET

PRODUCT SUMMARY

$V_{(BR)DSS}$	$R_{DS(ON)}$	I_D
30V	9.8mΩ @ $V_{GS} = 10V$	52A



TO-252

ABSOLUTE MAXIMUM RATINGS ($T_A = 25^\circ C$ Unless Otherwise Noted)

PARAMETERS/TEST CONDITIONS	SYMBOL	LIMITS	UNITS
Gate-Source Voltage	V_{GS}	±20	V
Continuous Drain Current ²	I_D	52	A
$T_C = 100^\circ C$		32	
Pulsed Drain Current ^{1,2}	I_{DM}	120	
Avalanche Current	I_{AS}	29	
Avalanche Energy	E_{AS}	43	mJ
Power Dissipation	P_D	50	W
$T_C = 100^\circ C$		20	
Operating Junction & Storage Temperature Range	T_J, T_{STG}	-55 to 150	°C

THERMAL RESISTANCE RATINGS

THERMAL RESISTANCE	SYMBOL	TYPICAL	MAXIMUM	UNITS
Junction-to-Case	$R_{\theta JC}$		2.5	°C / W

¹Pulse width limited by maximum junction temperature.

²Package limitation current is 50A



TD381BA

N-Channel Logic Level Enhancement Mode MOSFET

ELECTRICAL CHARACTERISTICS ($T_J = 25^\circ\text{C}$, Unless Otherwise Noted)

PARAMETER	SYMBOL	TEST CONDITIONS	LIMITS			UNITS
			MIN	TYP	MAX	
STATIC						
Drain-Source Breakdown Voltage	$V_{(\text{BR})\text{DSS}}$	$V_{\text{GS}} = 0\text{V}, I_D = 250\mu\text{A}$	30			V
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{DS}} = V_{\text{GS}}, I_D = 250\mu\text{A}$	1	1.6	3	
Gate-Body Leakage	I_{GSS}	$V_{\text{DS}} = 0\text{V}, V_{\text{GS}} = \pm 20\text{V}$			± 100	nA
Zero Gate Voltage Drain Current	I_{DSS}	$V_{\text{DS}} = 24\text{V}, V_{\text{GS}} = 0\text{V}$			1	μA
		$V_{\text{DS}} = 20\text{V}, V_{\text{GS}} = 0\text{V}, T_C = 70^\circ\text{C}$			10	
On-State Drain Current ¹	$I_{\text{D}(\text{ON})}$	$V_{\text{DS}} = 10\text{V}, V_{\text{GS}} = 10\text{V}$	120			A
Drain-Source On-State Resistance ¹	$R_{\text{DS}(\text{ON})}$	$V_{\text{GS}} = 4.5\text{V}, I_D = 15\text{A}$		10.5	14	$\text{m}\Omega$
		$V_{\text{GS}} = 10\text{V}, I_D = 20\text{A}$		8	9.8	
Forward Transconductance ¹	g_{fs}	$V_{\text{DS}} = 5\text{V}, I_D = 20\text{A}$		55		S
DYNAMIC						
Input Capacitance	C_{iss}	$V_{\text{GS}} = 0\text{V}, V_{\text{DS}} = 15\text{V}, f = 1\text{MHz}$		1140		pF
Output Capacitance	C_{oss}			145		
Reverse Transfer Capacitance	C_{rss}			120		
Gate Resistance	R_g	$V_{\text{GS}} = 0\text{V}, f = 1\text{MHz}$		2.2		Ω
Total Gate Charge ²	Q_g	$V_{\text{DS}} = 15\text{V}, V_{\text{GS}} = 10\text{V}$ $I_D = 20\text{A}$		24.1		nC
Gate-Source Charge ²	Q_{gs}			5.7		
Gate-Drain Charge ²	Q_{gd}			8		
Turn-On Delay Time ²	$t_{\text{d}(\text{on})}$	$V_{\text{DS}} = 15\text{V},$ $I_D \approx 20\text{A}, V_{\text{GS}} = 10\text{V}, R_{\text{GEN}} = 6\Omega$		18		nS
Rise Time ²	t_r			33		
Turn-Off Delay Time ²	$t_{\text{d}(\text{off})}$			71		
Fall Time ²	t_f			28		
SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS ($T_J = 25^\circ\text{C}$)						
Continuous Current	I_S				52	A
Forward Voltage ¹	V_{SD}	$I_F = 20\text{A}, V_{\text{GS}} = 0\text{V}$			1.2	V
Reverse Recovery Time	t_{rr}	$I_F = 20\text{A}, dI_F/dt = 100\text{A} / \mu\text{s}$		16.5		nS
Reverse Recovery Charge	Q_{rr}			5		nC


¹Pulse test : Pulse Width $\leq 300 \mu\text{sec}$, Duty Cycle $\leq 2\%$.

²Independent of operating temperature.


TD381BA

N-Channel Logic Level Enhancement Mode MOSFET


Output Characteristics




Transfer Characteristics




On-Resistance VS Temperature




Capacitance Characteristic



Gate charge Characteristics




Source-Drain Diode Forward Voltage



TD381BA

N-Channel Logic Level Enhancement Mode MOSFET




TD381BA

N-Channel Logic Level Enhancement Mode MOSFET

Package Dimension

TO-252 (DPAK) MECHANICAL DATA

Dimension	mm			Dimension	mm		
	Min.	Typ.	Max.		Min.	Typ.	Max.
A	8.9	10	10.41	J	4.8		5.64
B	2.1	2.2	2.4	K	0.15		1.1
C	0.4	0.5	0.61	L	0.4	0.76	0.89
D	0.82	1.2	1.5	M	4.2	4.58	5
E	0.4	0.5	0.61	S	4.9	5.1	5.3
F	0		0.2	T	4.6	4.75	5.44
G	5.3	6.1	6.3	U	1.4		1.78
H	0.9		1.7	V	0.55	1.25	1.7
I	6.3	6.5	6.8				



*因为各家封装模具不同而外观略有差异，不影响电性及Layout。