

# TOSHIBA Silicon Monolithic Bi-Polar Digital Integrated Circuit


## TD62C851P TD62C852P

8 Bit Serial-In Parallel-Out Shift Register/Latch Drivers

### Product Description:

These products are monolithic circuits designed to be used together with Bi-CMOS integrated circuits. The devices consist of an 8 bit shift register, 8 bit latches, and 8 output circuits (integral clamp diodes for switching inductive loads).

TD62C851P  
TD62C852P



Weight DIP20-P-300A: 2.25g (Typ.)

### Features:

- 8 bit serial-in parallel-out shift register / latch driver (Bi-CMOS process)
- Output current:
  - TD62C851P - 200mA / ch (Low saturation type)
  - TD62C852P - 500mA / ch (Darlington type)
- Sustaining voltage output: 50V
- Built in output clamp diodes
- CMOS compatible inputs
- Package: DIP20-P-300A


MAXIMUM RATINGS ( $T_a = 25^\circ\text{C}$  unless otherwise noted.)

CHARACTERISTIC		SYMBOL	RATING	UNIT
Supply Voltage		$V_{DD}$	7	V
Output Sustaining Voltage		$V_{CE(SUS)}$	-0.5~50	V
Output Current	TD62C851P	$I_{OUT}$	200	mA / ch
	TD62C852P		500	
Input Voltage		$V_{IN}$	$0.4 \sim V_{DD} + 0.3$	V
Power Dissipation		$P_D$	1.47	W
Operating Temperature		$T_{opr}$	-40~85	$^\circ\text{C}$
Storage Temperature		$T_{stg}$	-55~150	$^\circ\text{C}$


# TOSHIBA Silicon Monolithic Bi-Polar Digital Integrated Circuit

**TD62C851P, TD62C852P**

PIN CONNECTION (TOP VIEW)





BLOCK DIAGRAM



# TOSHIBA Silicon Monolithic Bi-Polar Digital Integrated Circuit

## TD62C851P, TD62C852P

### EQUIVALENT OF INPUTS AND OUTPUTS



**marktech**  
**optoelectronics**

5 Hemlock Street • Latham, New York 12110  
Toll Free: (888) 4LED-ICS • Fax: (518) 786-6599

All specifications subject to change.

# TOSHIBA Silicon Monolithic Bi-Polar Digital Integrated Circuit


## TD62C851P, TD62C852P

TRUTH TABLE

CK	$\bar{E}$	$\bar{R}$	$\overline{\text{LATCH}}$	S-IN	OUT		S-OUT
					$\overline{O1}$	$\overline{O_n-1}$	
$\underline{\text{f}}$	L	H	H	L	OFF	$\overline{O_n-1}$	Q7
$\underline{\text{f}}$	L	H	H	H	ON	$\overline{O_n-1}$	Q7
$\underline{\text{f}}$	L	H	L	*	NC	NC	Q7
$\underline{\text{f}}$	H	H	*	*	OFF	OFF	Q7
$\underline{\text{f}}$	*	*	*	*	NC	NC	Q7
*	*	L	H	*	OFF	OFF	L
*	L	$\underline{\text{f}}$	L	*	NC	NC	L

CK = CLOCK $\bar{E}$ = ENABLE $\bar{R}$ = RESET $\overline{\text{LATCH}}$ = LATCH S-IN = SERIAL IN OUT = PARALLEL OUT S-OUT = SERIAL OUT	* = DON'T CARE NC = NO CHANGE L = LOW LEVEL HIGH = LEVEL
--	---

TIMING DIAGRAM



# TOSHIBA Silicon Monolithic Bi-Polar Digital Integrated Circuit

## TD62C851P, TD62C852P

RECOMMENDED OPERATING CONDITIONS (Ta = -40~85°C)

CHARACTERISTIC		SYMBOL	CONDITION	MIN.	TYP.	MAX.	UNIT	
Supply Voltage		V <sub>DD</sub>		4.5	5.0	5.5	V	
Input Voltage		V <sub>IN</sub>		0	—	V <sub>DD</sub>	V	
Output Current ("H" LEVEL)		S-OUT I <sub>OH</sub>	Ta = 25°C	—	—	-0.4	mA	
Output Voltage ("L" LEVEL)		On V <sub>OH</sub>		0	—	5.0	V	
		S-OUT		—	—	0.4		
Output Current ("L" LEVEL)		TD62C851P On I <sub>OL</sub>	DC 1 CIRCUIT, Ta = 25°C	0	—	160	mA/ch	
			8 CIRCUIT ON, T <sub>pw</sub> = 25ms	Duty = 10%	0	—		160
			Ta = 85°C, V <sub>CC</sub> = 5.5V	Duty = 40%	0	—		95
			DC 1 CIRCUIT, Ta = 25°C		0	—		400
			8 CIRCUIT ON, T <sub>pw</sub> = 25ms	Duty = 50%	0	—		400
			Ta = 85°C, V <sub>DD</sub> = 5.5V	Duty = 50%	0	—		170
Clock Frequency		f <sub>CLOCK</sub>		1.5	—	—	MHz	
Clock Plus Width		f <sub>w</sub> CLOCK		0.33	—	—	μs	
Data Set up Time		t <sub>set up</sub>		100	—	—	ns	
Data Hold Time		t <sub>hold</sub>		100	—	—	ms	
Clamp Diode Reverse Voltage		V <sub>R</sub>		0	—	50	V	
Clamp Diode		TD62C851P		0	—	160	mA	
Forward Current		TD62C852P I <sub>F</sub>		0	—	400		

ELECTRICAL CHARACTERISTICS (Ta = -40~85°C)

CHARACTERISTIC		SYM-BOL	TEST CIR-CUIT	TEST CONDITION	MIN.	TYP.	MAX.	UNIT	
Input Voltage		"H" LEVEL	V <sub>IH</sub>	—	0.7V <sub>DD</sub>	—	—	V	
		"L" LEVEL	V <sub>IL</sub>	—	—	—	0.3V <sub>DD</sub>		
Input Current		"H" LEVEL	I <sub>IH</sub>	—	ENABLE, V <sub>DD</sub> = 5.5V, V <sub>IH</sub> = V <sub>DD</sub>	28	55	110	μA
		"L" LEVEL	I <sub>IL</sub>	—	LATCH, RESET, V <sub>DD</sub> = 5.5V, V <sub>IL</sub> = GND	-55	-110	-275	
			I <sub>IN</sub>	—	CLOCK, S-IN, V <sub>CC</sub> or GND	—	—	±1.0	
Output Voltage ("H" LEVEL)		S-OUT	V <sub>OH</sub>	—	V <sub>DD</sub> = 4.5V	I <sub>OH</sub> = -10μA	4.0	—	V
				—		I <sub>OH</sub> = -400μA	3.9	4.1	
Output Current ("H" LEVEL)		On	I <sub>OH</sub>	—	V <sub>DD</sub> = 4.5V, V <sub>OH</sub> = 2.4V	—	—	100	
Output Voltage ("L" LEVEL)		TD62C851P On V <sub>OL</sub>	—	V <sub>DD</sub> = 4.5V	I <sub>OL</sub> = 8.0mA	—	0.2	0.4	V
					I <sub>OL</sub> = 100mA	—	0.29	0.50	
					I <sub>OL</sub> = 160mA	—	0.39	0.65	
					I <sub>OL</sub> = 250mA	—	1.24	1.90	
					I <sub>OL</sub> = 400mA	—	1.54	2.30	
					ENABLE = "H"	—	130	200	
Supply Current		IDD1	—	V <sub>DD</sub> = 5.5V	f <sub>CLK</sub> = 1MHz	—	—	mA	
Operating Supply Current		IDD2	—	Ta = 25°C	DATA = 1/2f <sub>CLK</sub>	—	2.0		5.0
		TD62C851P	IDD3	1 CIRCUIT ON	—	—	35		40
		TD62C852P			—	—	1.0		1.5
Clamp Diode Reverse Current		I <sub>R</sub>	—	V <sub>R</sub> = 50V	—	—	—	50	μA
Clamp Diode		TD62C851P	—	I <sub>F</sub> = 160mA	—	—	1.00	1.30	V
Forward Voltage		TD62C852P	—	I <sub>F</sub> = 400mA	—	—	1.50	2.00	

# TOSHIBA Silicon Monolithic Bi-Polar Digital Integrated Circuit







## TD62C851P, TD62C852P

SWITTING CHARACTERISTICS (Ta = 25°C)

CHARACTERISTIC		SYM-BOL	TEST CIR-CUIT	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Propa- gation Delay Time	Low-to- High	CK-S · OUT	t <sub>pLH</sub>	V <sub>DD</sub> = 5.5V, V <sub>IH</sub> = 5.0V V <sub>IL</sub> = 0V, Duty = 50%  RL = 300Ω (TD62C851P) 120Ω (TD62C852P)	—	0.40	0.65	μs
		CK-On			—	1.80	3.00	
		L-On			—	2.10	3.50	
		R-On			—	1.50	2.50	
	High-to- Low	E-On	t <sub>pHL</sub>		—	1.50	2.50	μs
		CK-S · OUT			—	0.33	0.55	
		CK-On			—	0.41	0.70	
		L-On			—	0.30	0.50	
R-S · OUT	E-On	—	0.25	0.42	μs			
		—	0.21	0.35				
Maximam Clock Frequency		f <sub>max</sub>	—	1.5	2.0	—	MHz	
Mimimun Pulse Width	CLOCK	twCK	—	—	250	330	ns	
	LATCH	twL	—	—	116	160		
	RESET	tWR	—	—	107	140		
Data Set up Time		t <sub>set up</sub>	—	—	30	60	ns	
Data Hold Time		t <sub>hold</sub>	—	—	14	40	ns	
Maximum Clock Rise Time		t <sub>r</sub>	—	—	70	—	ns	
Maximum Clock Fall Time		t <sub>f</sub>	—	—	70	—	ns	

# TOSHIBA Silicon Monolithic Bi-Polar Digital Integrated Circuit

## TD62C851P, TD62C852P



**marktech**  
**optoelectronics**

5 Hemlock Street • Latham, New York 12110  
 Toll Free: (888) 4LED-ICS • Fax: (518) 786-6599

All specifications subject to change.

# TOSHIBA Silicon Monolithic Bi-Polar Digital Integrated Circuit

## TD62C851P, TD62C852P

