

OPERATIONAL AMPLIFIER

The TDA0741D is a silicon monolithic integrated operational amplifier intended for use in hybrid modules and applications where small outline dimensions are important.

Features :

- no frequency compensation required
- short-circuit protection
- large input and output voltage range
- offset voltage adjustable to zero

QUICK REFERENCE DATA

Positive supply voltage	V_P	15	V
Negative supply voltage	$-V_N$	15	V
<hr/>			
Characteristics at $T_{amb} = 25^\circ C$			
Voltage gain at $R_L = 2 \text{ k}\Omega$; $V_o = \pm 10 \text{ V}$	G_V	typ.	200 000
Common mode rejection ratio	CMRR	typ.	90 dB
Differential input resistance	R_i	typ.	2 M Ω
Output voltage swing at $R_L = 10 \text{ k}\Omega$	V_o	>	$\pm 12 \text{ V}$
Input voltage range	V_i	>	$\pm 12 \text{ V}$

PACKAGE OUTLINE SOT-96A (plastic 8-lead flat pack) (see general section).

RATINGS Limiting values in accordance with the Absolute Maximum System (IEC 134)**Voltages**


Positive supply voltage	V_P	max.	18	V
Negative supply voltage	$-V_N$	max.	18	V
Common mode input voltage ¹⁾	V_i	max.	± 15	V
Differential input voltage	V_{2-3}	max.	± 30	V

Power dissipation (see derating curve below)Total power dissipation (free air, $T_{amb} = 50^{\circ}\text{C}$)mounted on a ceramic substrate (4 cm^2) P_{tot} max. 470 mWmounted on printed-circuit board (4 cm^2) P_{tot} max. 310 mW**Output short-circuit duration ²⁾**

indefinite

TemperaturesOperating ambient temperature
see derating curve below T_{amb} -25 to +85 $^{\circ}\text{C}$


Storage temperature

 T_{stg} -65 to +125 $^{\circ}\text{C}$ 

¹⁾ For supply voltage less than ± 15 V, the absolute maximum input voltage is equal to the supply voltage.

²⁾ Continuous short circuit is allowed to ground or either supply.

CIRCUIT DIAGRAM



CHARACTERISTICS at $V_P = 15 \text{ V}$; $-V_N = 15 \text{ V}$; $T_{\text{amb}} = 25^\circ\text{C}$ unless otherwise specified

Input offset voltage	V_{io}	typ. <	2 6	mV mV
Input bias current	I_i	typ. <	80 500	nA nA
Input offset current	I_{io}	typ. <	20 200	nA nA
Input voltage range	V_i	> typ.	± 12 ± 13	V V
Common mode rejection ratio	CMRR	> typ.	70 90	dB dB
Differential input resistance	R_i	> typ.	0,3 2,0	MΩ MΩ
Power supply voltage rejection ratio	PSRR	typ. <	30 150	µV/V µV/V
Voltage gain at $R_L = 2 \text{ k}\Omega$; $V_o = \pm 10 \text{ V}$	G_v	> typ.	20 000 200 000	
Output voltage swing, at $R_L = 2 \text{ k}\Omega$	V_o	> typ.	± 10 ± 13	V V
at $R_L = 10 \text{ k}\Omega$	V_o	> typ.	± 12 ± 13	V V
Output resistance at $f = 1 \text{ kHz}$	R_o	typ.	60	Ω
Output short-circuit current	I_{sc}	typ.	25	mA
Supply current at $I_o = 0$	$I_{P;N}$	typ. <	1,7 2,8	mA mA
Transient response (unity gain; voltage follower)				
$V_i = 20 \text{ mV}; R_L = 2 \text{ k}\Omega; C_L = 100 \text{ pF}$				
Rise time		typ.	0,3	µs
Overshoot		typ.	5	%
Slew rate (unity gain) at $R_L = 2 \text{ k}\Omega$	S	typ.	0,5	V/µs

CHARACTERISTICS at $V_P = 15 \text{ V}$; $-V_N = 15 \text{ V}$; $T_{\text{amb}} = 0 \text{ to } 70 \text{ }^{\circ}\text{C}$ unless otherwise specified

Voltage gain at $R_L = 2 \text{ k}\Omega$; $V_o = \pm 10\text{V}$

$G_V > 15\,000$

Input offset voltage

$V_{io} < 7,5 \text{ mV}$

Input bias current


$I_i < 0,8 \mu\text{A}$

Input offset current


$I_{io} < 0,3 \mu\text{A}$

Output voltage swing at $R_L = 2 \text{ k}\Omega$

$V_o > \pm 10 \text{ V}$
typ. $\pm 13 \text{ V}$



Offset voltage zeroing circuit



Transient response test circuit