

# TDA2591/3

## LINE OSCILLATOR COMBINATION

The TDA2591 and TDA2593 are integrated line oscillator circuits for colour television receivers using thyristor or transistor line deflection output stages.

The circuits incorporate a line oscillator which is based on the threshold switching principle, a line deflection output stage capable of direct drive of thyristor deflection circuits, phase comparison between the oscillator voltage and both the sync pulse and line flyback pulse. Also included on the chip is a switch for changing the filter characteristic and the gate circuit when used for VCR.

The TDA2593 generates a sandcastle pulse (at pin 7) suitable for use with the TDA2532.




Fig.1 Pin connections (top view)

### FEATURES

- Coincidence Detector
- Sync Separator
- Noise Separator
- Vertical Sync Separator
- Colour Burst Keying
- Line Flyback Pulse Generator
- Output Pulse Phase Shifter
- Output Pulse Duration Switching
- Sync Gating Pulse Generator
- Low Supply Voltage Protection

### ABSOLUTE MAXIMUM RATINGS

#### Voltages

Supply pin 1 (when supplied by the IC)	13.2V
Supply pin 2	18V
Pin 4	0V to 13.2V
Pin 9	-6V to +6V
Pin 10	-6V to +6V
Pin 11	0V to 13.2V

#### Currents

Pin 2	400mA peak	} 650mA thyristor drive only
Pin 3	400mA peak	
Pin 4	1mA peak	
Pin 6	10mA peak	
Pin 7	10mA peak	
Pin 11	2mA peak	

#### Power dissipation

Total power dissipation	800mW
-------------------------	-------

#### Temperature

Storage temperature	-55°C to +125°C
Operating ambient temperature	-10°C to +60°C

### QUICK REFERENCE DATA

- Supply Voltage (pin 1) 12V typ.
- Supply Current 30mA typ.
- Sync Separator Input (pin 9) 3V p-p typ.
- Pulse Duration Switch Input (pin 4)
  - at  $t = 7\mu\text{s}$  9.4V to  $V_1$
  - at  $t = 14\mu\text{s} + t_d$  0V to 4V
- VCR Switch ON (pin 11) 0V to 1.5V and 9V to  $V_1$

### Output signal

- Vertical Sync Pulse (pin 8) 11V p-p (typ.)
- Burst Gating Pulse (pin 7) 11V p-p (typ.)
- Line Drive Pulse (pin 3) 10.5V p-p (typ.)




Fig. 2 TDA2591/3 block diagram




Fig. 3 TDA2591/3 timing relations

**ELECTRICAL CHARACTERISTICS****Test conditions (unless otherwise stated):**Supply voltage,  $V_1 = 12V$  $T_{amb} = +25^{\circ}C$ 

Refer to timing diagram, Fig. 3 and Application circuit, Fig. 4

Voltages are referred to pin 6

Characteristic	Pin	Value			Units	Conditions
		Min.	Typ.	Max.		
<b>Sync separator</b>	9		0.8		V	$V_9 = -5V$
Input switching voltage		5		100	$\mu A$	
Input keying current				1	$\mu A$	
Input blocking current				5	$\mu A$	
<b>Noise separator</b>	10		1.4		V	$V_{10} = -5V$
Input switching voltage		5		100	$\mu A$	
Input keying current			150		$\mu A$	
Input blocking current				1	$\mu A$	
<b>Line flyback pulse</b>	6		1.4		$\mu A$	
Input current		10			V	
Input switching voltage					V	
Input limiting voltage		-0.7		+1.4	V	
Input resistance		400			$\Omega$	
<b>Pulse duration switch</b>	4			$V_1$	V	$t = 7\mu s$
Input voltage		9.4			$\mu A$	$t = 14\mu s + t_d$
Input current		200		4.0	V	
Input voltage		0			$\mu A$	$t = 0, V_3 = 0$
Input current		200		6.5	V	
Input voltage		5.4			$\mu A$	See note 1
Input current (input open)			0			
<b>VCR Switching</b>	11			$V_1$	V	See note 2
Input voltage (typical range)		0		1.5	V	
		9			$\mu A$	$V_{11} = 0V$ to $1.5V$ $V_{11} = 9V$ to $V_1$
Input current		200		2	mA	
Output current		1				
<b>Vertical sync pulse (positive going)</b>	8		11		V <sub>p-p</sub>	
Output voltage		10			k $\Omega$	
Output resistance		2				
<b>Burst gating pulse (positive-going)</b>	7		11		V <sub>p-p</sub>	
Output voltage		10			$\Omega$	
Output resistance		400				
<b>Blanking pulse</b>	7			3.5	V <sub>p-p</sub>	
Output voltage (typical range) 2591		2.5		5.0	V <sub>p-p</sub>	
Output voltage (typical range) 2593		4.0			$\Omega$	
Output resistance		400				
<b>Line drive pulse (positive going)</b>	3		10.5		V <sub>p-p</sub>	
Output voltage			100		mA	
Output current (average value)				2.5	$\Omega$	
Output resistance for leading edge of line pulse				2.0	$\Omega$	
Output resistance for trailing edge of line pulse						
<b>Oscillator</b>	14		4.4		V	
Threshold voltage low level			7.6		V	
Threshold voltage high level			0.47		mA	
Discharge current						
<b>Phase comparison (<math>\phi_1</math>: sync pulse/oscillator)</b>	13		3.8	8.2	V	$V_{13} = 4V$ to $8V$ $V_{13} = 4V$ to $8V$ $V_{13} < 3.8V$ or $> 8.2V$
Control voltage range (typ)		1.9	2.1	2.3	mA <sub>p-p</sub>	
Control current				1	$\mu A$	
Output blocking current						
Output resistance			High (see note 3) Low (see note 4)			
<b>Time constant switch</b>	12		6		V	$V_{11} = 2.5V$ to $7V$ $V_{11} < 1.5V$ or $> 9V$
Output voltage				1	mA	
Output current			100		$\Omega$	
Output resistance			60		k $\Omega$	

## ELECTRICAL CHARACTERISTICS (Contd.)

Characteristic	Pin	Value			Units	Conditions
		Min.	Typ.	Max.		
<b>Coincidence detector (<math>\theta_3</math>)</b>	11	0.5		6	V	
Output voltage typical range						
Output current:			0.1		mAp-p	
without coincidence			0.5		mAp-p	
with coincidence						
<b>Phase comparison (<math>\theta_2</math>: oscillator/line flyback pulse)</b>	5	5.4		7.6	V	$V_5 = 5.4V$ to $7.6V$
Control voltage range (typ)			1		mAp-p	$V_5 < 5.4V$ or $> 7.6V$
Control current		High	(see note 3)		k $\Omega$	
Output resistance			8		k $\Omega$	
Input current at blocked phase detector				5	$\mu A$	$V_5 = 5.4V$ to $7.6V$
<b>Applications (see Fig. 4)</b>	9					
<b>Sync separator</b>						
Input voltage (negative video signal):	1	3	7		Vp-p	
Input keying current range	5		100		$\mu A$	
<b>Noise gating</b>	10					
Input voltage	1	3	7		Vp-p	
Input keying current range	5		100		$\mu A$	
Superimposed noise voltage			7		Vp-p	
<b>Vertical sync pulse separator</b>						
Delay between leading edge of input and output signal, $t_{on}$			12		$\mu s$	
Delay between trailing edge of input and output signal, $t_{off}$				$t_{on}$	$\mu s$	
Output voltage	8	11			Vp-p	
Output resistance	8	2			k $\Omega$	
<b>Oscillator</b>						
Frequency: free running		15.625			kHz	$C_{14} = 4.7nF$ , $R_{15} = 10k\Omega$
Spread of frequency, $\Delta f_o/f_o$			$\pm 5$		%	See note 5
Frequency control sensitivity, $\Delta f_o/\Delta I_{15}$		31			Hz/ $\mu A$	
Adjustment range of network in Fig. 2		$\pm 10$			%	
Influence of supply voltage on frequency $\Delta f_o/f_o$				$\pm 0.05$		See note 5, $V_1 = 12V$
$\frac{\Delta V/V_{nom}}{\Delta V/V_{nom}}$						
Change of frequency when $V_1$ drops to 5V				$\pm 10$	%	See note 5
Temperature coefficient of oscillator frequency per $^{\circ}C$				$\pm 10^{-4}$		
<b>Phase comparison (<math>\theta_1</math>: sync pulse/oscillator)</b>						
Control sensitivity			2		kHz/ $\mu s$	
Catching and holding range (82k $\Omega$ between pins 13 and 15)		$\pm 780$			Hz	$R_{13-15} = 82k\Omega$
Spread of catching and holding range		$\pm 10$			%	See note 5
<b>Phase comparison (<math>\theta_2</math>: oscillator/line flyback pulse)</b>						
Permissible delay between leading edge of output pulse and leading edge of flyback pulse, $\Delta t_d$	0		15		$\mu s$	
Static control error, $t_d/t_d$			0.2		%	
<b>Overall phase relation See Note 6</b>						
Phase relation between middle of sync pulse and the middle of the flyback pulse, $t$		2.6			$\mu s$	
Tolerance of phase relation $\Delta t$			0.7		$\mu s$	
<b>Adjustment sensitivity of overall phase relation</b>	5					
caused by: adjustment voltage $\Delta V_5/\Delta t$			0.1		V/ $\mu s$	
adjustment current, $\Delta I_5/\Delta t$		30			$\mu A/\mu s$	

## ELECTRICAL CHARACTERISTICS (Contd.)

Characteristic	Pin	Value			Units	Conditions
		Min.	Typ.	Max.		
<b>Burst gating pulse</b>						
Pulse width	7	3.7	4.0	4.3	$\mu\text{s}$	At 7V level
Phase relation between middle of sync pulse at the input and the leading edge of the burst gating pulse	7	2.15	2.65	3.15	$\mu\text{s}$	At 7V level
<b>Line drive pulse</b>						
Output pulse duration, $t_p$	3	5.5	7.0	8.5	$\mu\text{s}$	$V_4 > 9.4\text{V}$
Supply voltage for switching off the output pulse	3		$14 + t_d$		$\mu\text{s}$	$V_4 < 4\text{V}$ , see note 7
<b>Internal gating pulse</b>						
Pulse duration	1		4		V	
			7.5		$\mu\text{s}$	

## NOTES

- May also be left unconnected
- VCR 'on' is normally achieved by connecting pins 11, via the VCR switch, to either ground or  $V_1$
- Current source
- Emitter follower
- Excluding external component tolerances
- The adjustment of the overall phase relation and consequently the leading edge of the output pulse occurs automatically by phase detector 2 (See Fig. 2)
- $t_d$  = switch-off delay of line output stage.




Fig. 4 Application and test circuit