### **INTEGRATED CIRCUITS**

# DATA SHEET

### TDA9952 10-bit, 3.0 V, 25 Msps analog-to-digital interface for CCD cameras

Preliminary specification Supersedes data of 2001 Jul 04

2002 Aug 21





### **Philips Semiconductors**

### 10-bit, 3.0 V, 25 Msps analog-to-digital interface for CCD cameras

**TDA9952** 

#### **FEATURES**

- Sample rate = 25 Msps;10-bit resolution
- Single 3.0 V supply operation (2.2 to 3.6 V operation for the digital outputs)
- Low power consumption: only 115 mW at 2.7 V
- Power consumption in standby mode: 4.5 mW (typical value)
- Programmable gain amplifier: gain range = 36 dB in 0.1 dB steps
- · Correlated double sampling
- Internal input buffer for the correlated double sampling
- Fully programmable via a 3-wire serial interface
- · 8-bit DAC included for external analog settings
- TTL-compatible inputs and CMOS-compatible outputs.

#### **GENERAL DESCRIPTION**

The TDA9952 is a 10-bit analog-to-digital interface for CCD cameras. The device consists of a Correlated Double Sampling (CDS) circuit, a digitally Programmable Gain Amplifier (PGA), a black level clamp and a 10-bit Analog-to-Digital Converter (ADC).

An internal CDS input buffer is incorporated in order to avoid using an external buffer that would consume more power and therefore optimizing the application for low noise, low power working.

The PGA gain, the ADC clamp level and other settings are controlled via a 3-wire serial digital interface.

An additional DAC is provided for system controls.

The TDA9952 operates from a single 3 V power supply (2.7 V minimum) and dissipates 135 mW (typical value).

#### **APPLICATIONS**

- · Video camcorders
- · Digital still cameras
- · PC-cameras.

#### ORDERING INFORMATION

TYPE NUMBER		PACKAGES	
THE NUMBER	NAME	DESCRIPTION	VERSION
TDA9952HL	LQFP48	plastic low profile quad flat package; 48 leads; body $7 \times 7 \times 1.4$ mm	SOT313-2
TDA9952HN	HVQFN48	plastic, heatsink very thin quad flat package; no leads; 48 terminals; body $7 \times 7 \times 0.85$ mm	SOT619-1

TDA9952

### **QUICK REFERENCE DATA**

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V <sub>CCA</sub>	analog supply voltage		2.7	3.0	3.6	V
V <sub>CCD</sub>	digital supply voltage		2.7	3.0	3.6	V
V <sub>CCO</sub>	digital outputs supply voltage		2.2	2.5	3.6	V
I <sub>CCA</sub>	analog supply current	all clamps active	_	43	_	mA
I <sub>CCD</sub>	digital supply current	f <sub>pix</sub> = 25 MHz	_	2.0	_	mA
Icco	digital outputs supply current	$f_{pix}$ = 25 MHz; $C_L$ = 10 pF; input ramp response time is 800 μs	_	0.5	_	mA
ADC <sub>res</sub>	ADC resolution		_	10	_	bits
V <sub>i(CDS)(p-p)</sub>	maximum CDS input voltage	V <sub>CC</sub> = 2.85 V	650	_	_	mV
	(peak-to-peak value)	V <sub>CC</sub> ≥ 3.0 V	800	_	_	mV
f <sub>pix(max)</sub>	maximum pixel rate		25	_	_	MHz
f <sub>pix(min)</sub>	minimum pixel rate	$O_{CCD(max)} = \pm 100 \text{ mV}$	_	_	1	MHz
		$O_{CCD(max)} = \pm 200 \text{ mV}$	_	-	2	MHz
DR <sub>PGA</sub>	PGA dynamic range		_	36	_	dB
N <sub>tot(rms)</sub>	total noise from CDS input to ADC output (RMS value)	PGA code = 00; see Fig.8	_	0.4	_	LSB
E <sub>in(rms)</sub>	equivalent input noise voltage (RMS value)	PGA code = 383	_	145	_	μV
P <sub>tot</sub>	total power consumption	$V_{CCA} = V_{CCD} = 3 \text{ V}; V_{CCO} = 2.5 \text{ V}$	_	135	_	mW
		$V_{CCA} = V_{CCD} = 2.7 \text{ V}; V_{CCO} = 2.2 \text{ V}$	_	115	_	mW
		standby mode	_	4.5	_	mW

# interface for CCD cameras 10-bit, 3.0 V, 25 Msps analog-to-digital

**BLOCK DIAGRAM** 

#### ŌĒ BLK CLK VCCA1 AGND1 VCCA6 AGND6 CLPOB CLPDM 2 48 43 39 45 46 41 40 DGND1 VCCD1 CDS CLOCK GENERATOR OGND2 V<sub>CCO2</sub> CPCDS1 TDA9952 CLAMP CPCDS2 V<sub>CCA2</sub> input buffer → D7 AGND2 -CORRELATED PGA DOUBLE SAMPLING BLACK DATA FLIP-→ D5 OUTPUT BUFFER LEVEL SHIFT SHIFT 31 BLANKING FLOP 25, 26 10-bit ADC 29 → D2 n.c. CLAMP 28 27 V<sub>CCA3</sub> 9-BIT 6-BIT REGISTER REGISTER AGND3 -OFD DAC -OGND1 V<sub>CCO1</sub> OFDOUT ← 8-BIT REGISTER INIT-ON-POWER SERIAL INTERFACE REGULATOR DCLPC 13 20 17 42 16 18 FCE629 SEN SCLK SDATA VSYNC TEST AGND4 AGND5 V<sub>CCA4</sub> V<sub>CCA5</sub>

Fig.1 Block diagram.


TDA9952

### **PINNING**

SYMBOL	PIN	DESCRIPTION
V <sub>CCA1</sub>	1	analog supply voltage1
AGND1	2	analog ground 1
AGND2	3	analog ground 2
IN	4	input signal from CCD
AGND3	5	analog ground 3
AGND4	6	analog ground 4
V <sub>CCA2</sub>	7	analog supply voltage 2
CPCDS1	8	clamp storage capacitor pin 1
CPCDS2	9	clamp storage capacitor pin 2
DCLPC	10	regulator decoupling pin
OFDOUT	11	analog output of the additional 8-bit control DAC
TEST	12	test mode input pin (should be connected to AGND5)
AGND5	13	analog ground 5
V <sub>CCA3</sub>	14	analog supply voltage 3
V <sub>CCA4</sub>	15	analog supply voltage 4
V <sub>CCA5</sub>	16	analog supply voltage 5
SDATA	17	serial data input for serial interface control
SCLK	18	serial clock input for serial interface
SEN	19	strobe pin for serial interface
VSYNC	20	vertical sync pulse input
V <sub>CCD1</sub>	21	digital supply voltage 1
DGND1	22	digital ground 1
V <sub>CCO1</sub>	23	digital output supply voltage 1
OGND1	24	digital output ground 1
n.c.	25	not connected
n.c.	26	not connected
D0	27	ADC digital output 0 (LSB)
D1	28	ADC digital output 1
D2	29	ADC digital output 2
D3	30	ADC digital output 3
D4	31	ADC digital output 4
D5	32	ADC digital output 5
D6	33	ADC digital output 6
D7	34	ADC digital output 7
D8	35	ADC digital output 8
D9	36	ADC digital output 9 (MSB)
OGND2	37	digital output ground 2
V <sub>CCO2</sub>	38	digital output supply voltage 2
ŌĒ	39	output enable control input (LOW: outputs active; HIGH: outputs in high-impedance)
AGND6	40	analog ground 6

TDA9952

SYMBOL	PIN	DESCRIPTION
V <sub>CCA6</sub>	41	analog supply voltage 6
STDBY	42	standby mode control input (LOW: TDA9952 active; HIGH: TDA9952 standby)
BLK	43	blanking control input
CLPOB	44	clamp pulse input at optical black
SHP	45	preset sample-and-hold pulse input
SHD	46	data sample-and-hold pulse input
CLK	47	data clock input
CLPDM	48	clamp pulse input at dummy pixel



### 10-bit, 3.0 V, 25 Msps analog-to-digital interface for CCD cameras

TDA9952

#### LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 60134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>CCA</sub>	analog supply voltage	note 1	-0.3	+4.5	V
V <sub>CCD</sub>	digital supply voltage	note 1	-0.3	+4.5	V
V <sub>CCO</sub>	digital outputs supply voltage	note 1	-0.3	+4.5	V
$\Delta V_{CC}$	supply voltage difference				
	between $V_{CCA}$ and $V_{CCD}$		-0.5	+0.5	V
	between $V_{CCA}$ and $V_{CCO}$		-0.5	+1.2	V
	between $V_{CCD}$ and $V_{CCO}$		-0.5	+1.2	V
Vi	input voltage	referenced to AGND	-0.3	+6.5	V
Io	data output current		_	±10	mA
T <sub>stg</sub>	storage temperature		-55	+150	°C
T <sub>amb</sub>	ambient temperature		-20	+75	°C
Tj	junction temperature		_	150	°C

#### Note

### **HANDLING**

Inputs and outputs are protected against electrostatic discharges in normal handling. However, to be totally safe, it is desirable to take normal precautions appropriate to handling integrated circuits.

#### THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
R <sub>th(j-a)</sub>	thermal resistance from junction to ambient	in free air	76	K/W

<sup>1.</sup> All supplies are connected together.

TDA9952

### **CHARACTERISTICS**

 $V_{CCA} = V_{CCD} = 3.0 \text{ V; } V_{CCO} = 2.5 \text{ V; } f_{pix} = 25 \text{ MHz; } T_{amb} = -20 \text{ to } +75 \text{ }^{\circ}\text{C; unless otherwise specified.}$ 

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supplies			'	'	<u>'</u>	•
V <sub>CCA</sub>	analog supply voltage		2.7	3.0	3.6	V
V <sub>CCD</sub>	digital supply voltage		2.7	3.0	3.6	٧
V <sub>CCO</sub>	digital outputs supply voltage		2.2	2.5	3.6	V
I <sub>CCA</sub>	analog supply current	all clamps active	_	43	_	mA
I <sub>CCD</sub>	digital supply current		_	2.0	_	mA
I <sub>cco</sub>	digital outputs supply current	C <sub>L</sub> = 10 pF on all data outputs; input ramp of 800 μs duration	_	0.5	_	mA
P <sub>tot</sub>	total power consumption	$V_{CCA} = V_{CCD} = 3 \text{ V};$ $V_{CCO} = 2.5 \text{ V}$	_	135	_	mW
		$V_{CCA} = V_{CCD} = 2.7 \text{ V};$ $V_{CCO} = 2.2 \text{ V}$	_	115	_	mW
		standby mode	_	4.5	_	mW
V <sub>IL</sub>	LOW-level input voltage		0	_	0.8	V
	HD AND CLK (REFERENCED TO	DGND)				
V <sub>IH</sub>	HIGH-level input voltage		2.0	_	5.5	V
l <sub>i</sub>	input current	$0 \le V_i \le 5.5 \text{ V}$	-3	_	+3	μΑ
C <sub>i</sub>	input capacitance		_	_	2	pF
PINS CLPDI	M, CLPOB, SEN, SCLK, SDAT	A STBY, $\overline{OE}$ , BLK AND VSYN	С			
$V_{IL}$	LOW-level input voltage		0	_	0.8	V
$V_{IH}$	HIGH-level input voltage		2.0	_	5.5	V
l <sub>i</sub>	input current	$0 \le V_i \le 5.5 \text{ V}$	-2	_	+2	μΑ
Clamps						
GLOBAL CHA	RACTERISTICS OF THE CLAMP L	OOPS				
t <sub>W(clamp)</sub>	clamp active pulse width in number of pixels	PGA code = 383 for maximum 6 LSB error for a CPCDS capacitance of 1 μF; clamp code = 32	15	_	_	pixels
INPUT CLAMP	(DRIVEN BY CLPDM)					

TDA9952

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Correlated I	Double Sampling (CDS)		!	!		
V <sub>i(CDS)(p-p)</sub>	maximum CDS input	V <sub>CC</sub> = 2.85 V	650	_	_	mV
(/( 1/	voltage (peak-to-peak value)	V <sub>CC</sub> ≥ 3.0 V	800	_	_	mV
V <sub>reset(max)</sub>	maximum CDS input reset pulse		_	_	1.5	V
I <sub>i(IN)</sub>	input current into pin IN	at floating gate level	-	_	3	μΑ
Ci	input capacitance		-	2	_	pF
t <sub>CDS(min)</sub>	CDS control pulses minimum active time	V <sub>i(CDS)(p-p)</sub> = 800 mV; black-to-white transition in 1 pixel with 98.5% V <sub>i</sub> recovery	11	_	_	ns
t <sub>h(IN;SHP)</sub>	CDS input hold time (pin IN) compared to control pulse SHP	Figs 3 and 4	3	_	_	ns
$t_{h(IN;SHD)}$	CDS input hold time (pin IN) compared to control pulse SHD	Figs 3 and 4	3	_	_	ns
Programma	ble Gain Amplifier (PGA)					
DR <sub>PGA</sub>	PGA dynamic range		_	36	_	dB
$\Delta G_{PGA}$	PGA gain step		0.08	0.10	0.12	dB
ADC						
DNL	differential non linearity	ramp input	_	±0.5	±0.9	LSB
ADC <sub>res</sub>	ADC resolution		_	10	_	bits
Total chain	characteristics (CDS + PGA	+ ADC)		•		•
f <sub>pix(max)</sub>	maximum pixel rate		25	_	_	MHz
f <sub>pix(min)</sub>	minimum pixel rate	$O_{CCD(max)} = \pm 100 \text{ mV}$	-	_	1	MHz
		$O_{CCD(max)} = \pm 200 \text{ mV}$	_	_	2	MHz
O <sub>CCD(max)</sub> maximum offset voltage between CCD floating level and CCD dark pixel level			-200	_	+200	mV
t <sub>CLKH</sub>	CLK pulse width HIGH		15	_	_	ns
t <sub>CLKL</sub>	CLK pulse width LOW		15	_	_	ns
t <sub>d(SHD;CLK)</sub>	time delay between SHD and CLK	Figs 3 and 4	_	10	_	ns
t <sub>su(BLK;SHD)</sub>	set-up time of BLK compared to SHD	Figs 3 and 4	5	_	_	ns
V <sub>i(IN)</sub>	video input voltage for	PGA code = 00	_	800	_	mV
	ADC full-scale output	PGA code = 383	_	12.7	_	mV

TDA9952

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
N <sub>tot(rms)</sub>	total noise from CDS input	Fig.8; note 1				
	to ADC output	PGA code = 00	_	0.4	_	LSB
	(RMS value)	PGA code = 96	_	0.6	_	LSB
E <sub>in(rms)</sub>	equivalent input noise	PGA code = 383	_	145	_	μV
	voltage (RMS value)	PGA code = 96	_	170	_	μV
Digital-to-An	alog Converter (OFD DAC)					
V <sub>OFDOUT(p-p)</sub>	output voltage (peak-to-peak value)	$R_L = 1 M\Omega$	_	1.0	_	V
V <sub>OFDOUT(0)</sub>	DC output voltage for code 0	Fig.5	_	V <sub>AGND</sub>	_	V
V <sub>OFDOUT(255)</sub>	DC output voltage for code 255	Fig.5	_	V <sub>AGND</sub> + 1.0	_	V
TC <sub>DAC</sub>	DAC output temperature coefficient		-	250	_	ppm/K
Z <sub>OFDOUT</sub>	DAC output impedance		_	2000	_	Ω
I <sub>OFDOUT</sub>	DAC output current drive	static	_	_	100	μΑ
Digital outpu	<b>its</b> f <sub>pix</sub> = 25 MHz; C <sub>L</sub> = 10 pF	; see Figs 3 and 4				•
V <sub>OH</sub>	HIGH-level output voltage	I <sub>OH</sub> = -1 mA	V <sub>CCO</sub> - 0.5	_	V <sub>CCO</sub>	V
V <sub>OL</sub>	LOW-level output voltage	I <sub>OL</sub> = 1 mA	0	_	0.5	V
l <sub>OZ</sub>	output current in 3-state mode	0.5 V < V <sub>o</sub> < V <sub>CCO</sub>	-20	-	+20	μΑ
t <sub>h(o)</sub>	output hold time		5	_	_	ns
t <sub>d(o)</sub>	output delay time	$V_{CCO} = 3.6 \text{ V}; V_{CCD} = 3.6 \text{ V}$	_	10	13	ns
		$V_{CCO} = 2.5 \text{ V}; V_{CCD} = 3.0 \text{ V}$	_	12	15	ns
		V <sub>CCO</sub> = 2.2 V; V <sub>CCD</sub> = 2.7 V	_	13	16	ns
C <sub>L</sub>	output load capacitance		_	_	20	pF
Serial interfa	nce					
f <sub>SCLK(max)</sub>	maximum clock frequency of serial interface		10	_	_	MHz

#### Note

1. Noise figure includes the internal input buffer circuit.

Philips Semiconductors

interface for CCD cameras 10-bit, 3.0 V, 25 Msps analog-to-digital

TDA9952

Preliminary specification





Fig.3 Pixel frequency timing diagram; all polarities active HIGH.

Philips Semiconductors


interface for CCD cameras 10-bit, 3.0 V, 25 Msps analog-to-digital


TDA9952

Preliminary specification




TDA9952






TDA9952



 $Gain(dB) = 1.9 + 36 \times \left(\frac{PGAcode}{383}\right)[dB]$ 

Full-scale at the ADC input is reached at  $V_{i(CDS)(p-p)}$  = 800 mV; PGA code 0.

Fig.7 Total gain from CDS input to ADC input as a function of PGA control code.




Noise measurement at ADC outputs:

Coupling capacitor at input is grounded, so only noise contribution of the front-end is evaluated. Front-end works at 25 Mpixels with line of 1024 pixels whose first 40 are used to run CLPOB and the last 40 for CLPDM. Data at the ADC outputs are measured during the other pixels. As a result of this, the standard deviation of the codes statistic is computed, resulting in the noise. No quantization noise is taken into account because there is no input.


Fig.8 Typical total noise performance as a function of PGA gain.

TDA9952

#### **SERIAL INTERFACE**



TDA9952



TDA9952

Table 1 Serial interface programming

	ADDRESS BITS			DATA BITS SD11 TO SD0	
А3	A2	<b>A</b> 1	A0	DATA BITS SUTT TO SUU	
0	0	0	0	PGA gain control (SD8 to SD0)	
0	0	0	1	DAC OFDOUT output control (SD7 to SD0)	
0	0	1	0	ADC clamp reference control (SD5 to SD0); from code 0 to 63	
0	0 0 1 1 control pulses (pins SHP, SHD, CLPDM, CLPOB, BLK and CLK) polarity se SD2, SD6, SD7 and SD9 should be set to logic 1; for SD6 and SD7 see Tables 3 and 4				
	other ad	ldresses		test modes (not to be used in normal applications)	

Table 2 Polarity settings

PIN	DATA BIT	ACTIVE EDGE OR LEVEL
SHP and SHD	SD4	1 = HIGH; 0 = LOW
CLK	SD5	1 = rising; 0 = falling
CLPDM	SD0	1 = HIGH; 0 = LOW
CLPOB	SD1	1 = HIGH; 0 = LOW
BLK	SD3	1 = HIGH; 0 = LOW
VSYNC	SD8	0 = rising; 1 = falling

 Table 3
 Standby control using pin STDBY or serial interface

DATA BIT SD7	PIN STDBY	I <sub>CCA</sub> + I <sub>CCD</sub> (typical)
1	HIGH	1.5 mA
	LOW	45 mA
0	HIGH	45 mA
	LOW	1.5 mA

Table 4 Output enable selection using output enable pin OE or serial interface)


DATA BIT SD6	PIN OE	ADC DIGITAL OUTPUTS D9 TO D0		
1	LOW	active binary		
	HIGH	high-impedance		
0	LOW	high-impedance		
	HIGH	active binary		

When power supplies increase from zero, an init-on-power block initializes the circuit as follows:

- PGA gain code is set to 000
- Clamp code is set to 00
- All polarity settings are set to logic 1
- Input OFD is set to logic 0.

TDA9952


#### **APPLICATION INFORMATION**



- (1) As an internal input buffer is incorporated, depending on the CCD output impedance, an external input buffer may not be necessary and consequently power savings can be made.
- (2) Input signals IN, SHD and SHP must be adjusted to comply with timing signals  $t_{h(IN;\,SHP)}$  and  $t_{h(IN;\,SHD)}$  (see Chapter "Characteristics").
- (3) Pins SEN and VSYNC should be connected together when the vertical sync signal is not available.

Fig.11 Application diagram.

TDA9952



#### Power and grounding recommendations

Care should be taken to minimize the noise when designing a printed-circuit board for applications such as PC cameras, surveillance cameras, camcorders and digital still cameras.

For the front-end integrated circuit, the basic rules of printed-circuit board design and implementation of analog components (such as classical operational amplifiers) must be taken into account, particularly with respect to power and ground connections.

The connections between the CCD interface and the CDS input should be as short as possible and a ground ring protection around these connections can be beneficial.

Separate analog and digital supplies provide the best performance. If it is not possible to do this on the board then the analog supply pins must be decoupled effectively from the digital supply pins. The decoupling capacitors must be placed as close as possible to the IC package.

In a two-ground system, in order to minimize the noise through the package and die parasitics, the following recommendation must be implemented:


- The ground pin associated with the digital outputs must be connected to the digital ground plane and special care should be taken to avoid feedthrough in the analog ground plane. The analog and digital ground planes must be connected together with an inductor as closely as possible to the IC in order for them to have the same DC voltage.
- The digital output pins and their associated lines should be shielded by the digital ground plane which can then be used as a return path for digital signals.

TDA9952

### **PACKAGE OUTLINES**

LQFP48: plastic low profile quad flat package; 48 leads; body 7 x 7 x 1.4 mm

SOT313-2



	•			•		,													
UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	А3	bp	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	H <sub>D</sub>	HE	L	Lp	v	w	у	Z <sub>D</sub> <sup>(1)</sup>	Z <sub>E</sub> <sup>(1)</sup>	θ
mm	1.60	0.20 0.05	1.45 1.35	0.25	0.27 0.17	0.18 0.12	7.1 6.9	7.1 6.9	0.5	9.15 8.85	9.15 8.85	1.0	0.75 0.45	0.2	0.12	0.1	0.95 0.55	0.95 0.55	7° 0°

#### Note


1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE	
SOT313-2	136E05	MS-026				<del>99-12-27</del> 00-01-19	

TDA9952

### HVQFN48: plastic, heatsink very thin quad flat package; no leads; 48 terminals; body 7 x 7 x 0.85 mm

SOT619-1



OUTLINE		REFER	EUROPEAN	ICCUE DATE			
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE	
SOT619-1		MO-220				<del>01-06-07</del> 01-08-08	

TDA9952

#### **SOLDERING**

### Introduction to soldering surface mount packages

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our "Data Handbook IC26; Integrated Circuit Packages" (document order number 9398 652 90011).

There is no soldering method that is ideal for all surface mount IC packages. Wave soldering can still be used for certain surface mount ICs, but it is not suitable for fine pitch SMDs. In these situations reflow soldering is recommended.

#### Reflow soldering

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several methods exist for reflowing; for example, convection or convection/infrared heating in a conveyor type oven. Throughput times (preheating, soldering and cooling) vary between 100 and 200 seconds depending on heating method.

Typical reflow peak temperatures range from 215 to 250 °C. The top-surface temperature of the packages should preferable be kept below 220 °C for thick/large packages, and below 235 °C for small/thin packages.

#### Wave soldering

Conventional single wave soldering is not recommended for surface mount devices (SMDs) or printed-circuit boards with a high component density, as solder bridging and non-wetting can present major problems.

To overcome these problems the double-wave soldering method was specifically developed.

If wave soldering is used the following conditions must be observed for optimal results:

- Use a double-wave soldering method comprising a turbulent wave with high upward pressure followed by a smooth laminar wave.
- For packages with leads on two sides and a pitch (e):
  - larger than or equal to 1.27 mm, the footprint longitudinal axis is preferred to be parallel to the transport direction of the printed-circuit board;
  - smaller than 1.27 mm, the footprint longitudinal axis must be parallel to the transport direction of the printed-circuit board.

The footprint must incorporate solder thieves at the downstream end.

 For packages with leads on four sides, the footprint must be placed at a 45° angle to the transport direction of the printed-circuit board. The footprint must incorporate solder thieves downstream and at the side corners.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Typical dwell time is 4 seconds at 250 °C. A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

### Manual soldering

22

Fix the component by first soldering two diagonally-opposite end leads. Use a low voltage (24 V or less) soldering iron applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to  $300\ ^{\circ}$ C.

When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 °C.

2002 Aug 21

TDA9952

### Suitability of surface mount IC packages for wave and reflow soldering methods

PACKAGE <sup>(1)</sup>	SOLDERING METHOD			
FACRAGE	WAVE	REFLOW <sup>(2)</sup>		
BGA, LBGA, LFBGA, SQFP, TFBGA, VFBGA	not suitable	suitable		
HBCC, HBGA, HLQFP, HSQFP, HSOP, HTQFP, HTSSOP, HVQFN, HVSON, SMS	not suitable <sup>(3)</sup>	suitable		
PLCC <sup>(4)</sup> , SO, SOJ	suitable	suitable		
LQFP, QFP, TQFP	not recommended <sup>(4)(5)</sup>	suitable		
SSOP, TSSOP, VSO	not recommended <sup>(6)</sup>	suitable		

#### **Notes**

- 1. For more detailed information on the BGA packages refer to the "(LF)BGA Application Note" (AN01026); order a copy from your Philips Semiconductors sales office.
- 2. All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the maximum temperature (with respect to time) and body size of the package, there is a risk that internal or external package cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). For details, refer to the Drypack information in the "Data Handbook IC26; Integrated Circuit Packages; Section: Packing Methods".
- 3. These packages are not suitable for wave soldering. On versions with the heatsink on the bottom side, the solder cannot penetrate between the printed-circuit board and the heatsink. On versions with the heatsink on the top side, the solder might be deposited on the heatsink surface.
- 4. If wave soldering is considered, then the package must be placed at a 45° angle to the solder wave direction. The package footprint must incorporate solder thieves downstream and at the side corners.
- 5. Wave soldering is suitable for LQFP, TQFP and QFP packages with a pitch (e) larger than 0.8 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65 mm.
- 6. Wave soldering is suitable for SSOP and TSSOP packages with a pitch (e) equal to or larger than 0.65 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm.

TDA9952

#### **DATA SHEET STATUS**

DATA SHEET STATUS(1)	PRODUCT STATUS <sup>(2)</sup>	DEFINITIONS
Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Changes will be communicated according to the Customer Product/Process Change Notification (CPCN) procedure SNW-SQ-650A.

#### **Notes**

- 1. Please consult the most recently issued data sheet before initiating or completing a design.
- 2. The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.

### **DEFINITIONS**

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

### **DISCLAIMERS**

Life support applications — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no licence or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

### 10-bit, 3.0 V, 25 Msps analog-to-digital interface for CCD cameras

TDA9952

**NOTES** 

### 10-bit, 3.0 V, 25 Msps analog-to-digital interface for CCD cameras

TDA9952

**NOTES** 

### 10-bit, 3.0 V, 25 Msps analog-to-digital interface for CCD cameras

TDA9952

**NOTES** 

### Philips Semiconductors – a worldwide company

#### **Contact information**

For additional information please visit http://www.semiconductors.philips.com. Fax: +31 40 27 24825 For sales offices addresses send e-mail to: sales.addresses@www.semiconductors.philips.com.

© Koninklijke Philips Electronics N.V. 2002

SCA74

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands

753504/04/pp28

Date of release: 2002 Aug 21

Document order number: 9397 750 09672

Let's make things better.





