# MULTIPLIER-ACCUMULATOR / PARALLEL 12 BIT

## Model: TDC1003J

The TDC1003J is a multifunction arithmetic unit capable of performing 12 x 12 multiplication as well as product accumulation. It has an additional feature of permitting the accumulator contents to be subtracted from the next product instead of being added, if desired. Input registers are provided in addition to the product accumulation register.

The TDC1003J is directly implementable as the central building block for digital filters (particularly FFTs), complex multipliers, and recursive and nonrecursive filter elements.

#### **FEATURES**


- 12 x 12 bit parallel, two's complement multiplication
- Controllable accumulation either + or -
- 175 nsec typical multiply and accumulate time
- Much lower power/faster speed than equivalent MSI multiplication-accumulation systems
- Round control
- 27 bit accumulation capacity
- Single chip, bipolar technology
- Asynchronous mode multiply
- Radiation hard
- TTL input and output
- Three-state outputs
- Single power supply, +5 volts
- Dual in-line package or flatpack
- 96 ORIG

004336


7336

(714) 578-5990 Telex. 697-957 TWX: 910-335-1571





©TRW Inc. 1981



#### **CONTROLS**

CLKX, XIN REGISTER CLOCK REGISTER CLOCK FOR RND, ACC, AND SUB IS (CLK X + CLK Y) CLKY, YIN REGISTER CLOCK

CLK P. OUTPUT REGISTER CLOCK TRIL, LSP THREE STATE CONTROL TRIM, MSP THREE STATE CONTROL

RND, ADDS 2-12 TO PRODUCT (FRACTIONAL 2S COMPLEMENT FIELD)

ACC, ENABLES ACCUMULATOR MODE SUB, CONTROLS ADDITION/SUBTRACTION OF ACCUMULATOR CONTENTS

### absolute maximum ratings over operating temperature range

Supply voltage														-0.5 to 7.0 V
Input voltage														
Output voltage														
Operating temperature range														
Storage temperature range .														
Lead temperature (10 seconds)														
Junction temperature														

#### recommended operating conditions

	T	DC100	)3	UNIT
	MIN	NOM	MAX	0
Supply voltage, V <sub>CC</sub>	4.5	5.0	5.5	٧
Clock pulse width (measured at 1.5 V level)	25			ns
Input register setup time, $\tau_{\rm S}$ (see Figure 1)	5			ns
Input register hold time, $ au_{ m H}$ (see Figure 1)	15			ns
Operating ambient temperature	0		70	°C

### electrical characteristics over recommended temperature range

PARAMETER	TEST CONDITIONS	1	TDC10	03	UNIT
	1201 0010111010	MIN	TYP	MAX	Olti
V <sub>1H</sub> High-level input voltage		2.0			V
V <sub>IL</sub> Low-level input voltage				8.0	٧
VOH High-level output voltage	V <sub>CC</sub> = NOM, I <sub>OH</sub> = -0.4 mA	2.4	2.7		V
V <sub>OL</sub> Low-level output voltage	V <sub>CC</sub> = MIN, I <sub>OL</sub> = 4.0 mA		0.3	0.5	V
I <sub>IH</sub> High-level input current	V <sub>CC</sub> = MAX, V <sub>IH</sub> = 2.4		-2	75	μА
I <sub>IL</sub> Low-level input current	V <sub>CC</sub> = MAX, V <sub>IL</sub> = 0.4		-5	-75	μА
I <sub>IN</sub> Clocks	V <sub>CC</sub> = MAX, V <sub>IH</sub> = 2.4		1	75	μА
I <sub>IL</sub> Clocks*	V <sub>CC</sub> = MAX, V <sub>IL</sub> = 0.4			-0.75	mA
I <sub>CC</sub> Supply current	V <sub>CC</sub> = NOM		500	750	mA

At T<sub>ambient</sub> = 25°C, V<sub>CC</sub> = NOM. \* Clock P is two equivalent clock input loads.

## switching characteristics, $V_{CC}$ = 5.0, $T_{A}$ = 25°C (see Figure 1)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Multiply accumulate time, input register clock To output register clock, $ au_{mA}$	See Figure 5		175	200	ns
Output delay <sup>7</sup> D	Load 1, see Figures 3, 6		40	50	ns
Three state output delay Output enable Output disable	Load 2, see Figures 4, 6 Load 2, see Figures 4, 6		40 30	50 40	ns ns




Figure 1. Timing Diagram




Figure 5. Multiply and Accumulate Time Versus Temperature




Figure 2. Input Schematics




Figure 6. Test Loads for Delay Measurements




Figure 3. Output Delay Versus Temperature




Figure 7. Tambient, Air Versus Tcase




Figure 4. Three State Delay Versus Temperature




Figure 8. I<sub>CC</sub> Versus T<sub>case</sub>

#### CONTROLS DESCRIPTION: TDC1003J

ACC, SUB, and RND are loaded into registers by either CLKX or CLKY.

ACC:

When the ACC signal is low, the next product clocked into the MSP and LSP accumulating registers has zero added to it, i.e., it is the first product in a series to be summed. The ACC signal is then brought high. Subsequent products are then accumulated in the product registers. If accumulation is not desired, the ACC

is placed in the low position: the TDC1003J then functions as a standard multiplier.

SUB:

When the SUB signal is high, the accumulator contents are subtracted from the next product and the difference is then stored in the output registers. When low, the accumulator contents are added to the next

product (straight accumulation). The SUB control is enabled by ACC. SUB' = (SUB \* ACC).

RND:

When RND is high, the quantity 2<sup>-12</sup> (for fractional 2s complement field, see FORMAT page 6) is added to


the next product.

TRIM, TRIL:

Non-registered three state buffer controls: 'O' = enable, 'I' = disable.

#### TYPICAL OPERATING SEQUENCE

#### SUM OF PRODUCTS



NOTES:

- 1. SUB = 0 for sequence above.
- 2. X<sub>n</sub>, Y<sub>n</sub> are 12-Bit Two's Complement Numbers.

				(NC	TE 3)												
X INPU	т	×sgn	_ x_	-1	x2	x_3	x_	4	x_5	x_6	<b>x</b> _	7	x_8	x_9	<b>x</b> _	10	(_11
	•	SGI	1 2	-1	2-2	2 <sup>-3</sup>	2	<b>4</b>	2 <sup>-5</sup>	2-6	2	- 7	2-8	2-9	2	10	2 <sup>-11</sup>
Y INPU	JΤ	YSGA	Y_	-1	Y_2	Y_3	Y_	4	Y_5	Y_6	٧_	7	Y_8	Y_9	٧_	10	Y_11
OUTPL	UT FO	RMAT	WHEN	NON	ACCUM	MULATI	NG PR	ODU	CTS (A	CC = 0)	FOR P	INOU	T DIAC	RAM	o <sub>n</sub> = P1	R <sub>n</sub>	
PR SGN	PR SGN	PR SGN	PR SGN	PR	PR	PR	PR	PR	PR	$\Pi\Pi$	PR	PR	PR	PR	PR	PR	PR
+4	+3	+2	+1	0	-1	-2	-3	-4	-5	$\Gamma$	-16	-17	-18	-19	-20	-21	-22
-2 <sup>4</sup> SGN	2 <sup>3</sup> SGN	2 <sup>2</sup> SGN	2 <sup>1</sup> SGN	20	2-1	2-2	2-3	2-4	2 <sup>-5</sup>		2 <sup>-16</sup>	2 <sup>-17</sup>	2 <sup>-18</sup>	2 <sup>-19</sup>	2 <sup>-20</sup>	2 <sup>-21</sup>	2 <sup>-22</sup>
	NO	TE 1															
OUTPL	JT FOF	RMAT I	NHEN	ACCI	JMULA	TING PI	RODU	CTS (	ACC = 1	I) FOR	PINOU	T DIA	AGRAN	0 <sub>n</sub> = 9	S <sub>n</sub>		
SUM	S	S	s	s	s	s	s	s	s	$\Pi$	S	s	s	S	s	s	s
SGN +4	+3	+2	+1	0	-1	-2	-3	-4	-5	$\Pi$	-16	-17	-18	-19	-20	-21	-22
SGN			-1	<b>3</b> 0	a-1	2-2	<sub>2</sub> -3	2-4	<b>3-</b> 5		o-16	n-17	, -18	o-19	a-20	<sub>2</sub> -21	2-22

FORMAT: 2'S COMPLEMENT FRACTIONAL NOTATION

- NOTE 1. When nonaccumulating, all four MSB will indicate the sign of the product. The PR-0 term will also indicate the sign except for the one exceptional case when multiplying -1 \* -1. Note that, with the additional significant bits available on this multiplier, -1 \* -1 is a valid operation yielding a +1 product.
- NOTE 2. There is no change in the format whether one is accumulating the sum of products or simply doing single products. However, the three additional most significant bits are provided to allow valid summation beyond that available for a single multiplication product. For further clarification, no difference exists between this organization and one which would have the product accumulation off-chip in a separate 27-bit wide adder. Taking the sign at the most significant bit position guarantees that the largest number field will be used. In operation the sign will be extended into the lesser significant bit positions when the accumulated sum only occupies a right-hand portion of the accumulator. As an example, when the sum only occupies the least three bit positions then the sign will be extended through the 24 most significant positions.

The latter factor allows one to detect imminent overflow/underflow should this be desired. Using an off-chip exclusive-OR gate connected to the sign and the next most significant bit will flag imminent overflow/underflow. When the two inputs are different, the exclusive-OR gate goes to a logic one state. In this case four more multiply-accumulate cycles would be allowable without overflow/underflow, but a fifth could possibly cause overflow/underflow depending upon the magnitude of the sum steps.

NOTE 3. Format is shown using a 2s complement fractional notation. In this notation the location of the binary point signifying separation of the integer and fractional fields is just after the sign, between the sign and the next most significant bit for the multiplier inputs. This scheme is carried over to the output format, except that an extended significance to the integer field is provided (to extend the utility of the accumulator). Consistent with the input notation the output binary point is located between the PR-0 and PR-1 bit positions (for the nonaccumulate mode). For the accumulate mode the binary point position is the same between the S+0 and S-1 bit positions.

It is arbitrary where the binary point is considered located as long as one is consistent with both input and output formats. One can consider the number field entirely integer, i.e., with the binary point just to the right of the least significant bit for input, product, and accumulated sum.

#### TYPICAL APPLICATIONS OF TDC1003J

#### DIGITAL FILTER FOR NUMERICAL INTEGRATION OF SAMPLED DATA

Based on the area under a parabolic arc, Simpson's rule is an accepted method for numerical integration of a sampled data sequence.

Let a function y(t) be sampled at n + 1 points, such that  $y_0, y_1, \ldots, y_n$  are equally spaced at an incremental interval T. Assume that n is even. Then according to Simpson's rule (see almost any calculus textbook), the area  $A_S$  under the curve y(t), given by

$$A_{S} = \int_{t_{1}}^{t_{1}+nT} y(t)dt, \qquad (1)$$

may be approximated by

$$A_{S} = \frac{T}{3} (y_{0} + 4y_{1} + 2y_{2} + 4y_{3} + 2y_{4} + \dots + 4y_{n-1} + y_{n}).$$
 (2)


This is generally more accurate than the so-called trapezoidal rule

$$A_{T} = \frac{T}{2} (y_0 + 2y_1 + 2y_2 + \dots + 2y_{n-1} + y_n), \tag{3}$$

which approximates the function y(t) by straight-line segments and therefore fails to take account of curvature.


An accumulation of the terms in Equation (2), therefore, implements Simpson's rule explicitly, where it is necessary only to input the sequence of sampled points and the appropriate sequence of weighing coefficients. After any step m, where m < n, the contents of the accumulator are  $\widetilde{A}_m$ , which is an approximation to the running integral up to that point. When m = n and the accumulation is terminated with the proper weighting coefficient (see Note), the evaluation is complete and  $\widetilde{A}_n = A_S$ .

#### **BLOCK DIAGRAM (Uses one TDC 1003J)**



	C	peration Seque	ence		Contents of Output	Cumulative Time at Completion
Step	Load	ACC	SUB	RND	Registers At End of Operation	of Operation (ns)
1	y <sub>0</sub> ,	0	0	0	$y_0 * \frac{T}{3} = \widetilde{A}_1$	200
2	y <sub>1</sub> , 4T	1	0	0	$\widetilde{A}_1 + y_1 * \frac{4T}{3} = \widetilde{A}_2$	400
3	у <sub>2</sub> , <mark>2Т</mark>	1	0	o	$\widetilde{A}_2 + \gamma_2 * \frac{2T}{3} = \widetilde{A}_3$	600
4	y <sub>3</sub> , 4T	1	0	0	$\widetilde{A}_3 + y_3 * \frac{4T}{3} = \widetilde{A}_4$	800


NOTE: To avoid termination error, based on Simpson's rule outlined above, the integration should terminate on an odd number of samples (n even) with a weight of T/3, as shown. If it is necessary to terminate on an even number of samples (n odd), then it is a good approximation to keep the sequence up to that point and terminate with a weight of 2T/3.



Using one TDC1003J in time sequenced operation.

	<u> </u>	Operati	on Sequ	ence		Contents of Output Registers	Cumulative Time At Completion of Operation
	Step	Load	ACC	SUB	RND	at Completion of Operation	(ns)
-	1	X <sub>1</sub> , h <sub>0</sub>	0	0	0	x <sub>t</sub> * h <sub>0</sub>	200
	2	X <sub>t-1</sub> , h <sub>1</sub>	1	0	0	X <sub>t</sub> * h <sub>0</sub> + X <sub>t-1</sub> * h <sub>1</sub>	400
	3	X <sub>t-2</sub> , h <sub>2</sub>	1	0	0	X <sub>t</sub> * h <sub>0</sub> + X <sub>t-1</sub> * h <sub>1</sub> + X <sub>t-2</sub> * h <sub>2</sub>	600
	4	X <sub>t-3</sub> , h <sub>3</sub>	1	0	0	$X_{t} * h_{0} + X_{t-1} * h_{1} + X_{t-2} * h_{2} + X_{t-3} * h_{3} = X_{OUT_{t}}$	800 cycle complete
	5	X <sub>t+1</sub> , h <sub>0</sub>	0	0	0	X <sub>t+1</sub> * h <sub>0</sub>	1000
	6	X <sub>t</sub> , h <sub>1</sub>	1	0	0	X <sub>t+1</sub> * h <sub>0</sub> + X <sub>t</sub> * h <sub>1</sub>	1200
	7	X <sub>t-1</sub> , h <sub>2</sub>	1	0	0	X <sub>t+1</sub> * h <sub>0</sub> + X <sub>t</sub> * h <sub>1</sub> + X <sub>t-1</sub> * h <sub>2</sub>	1400
	8	X <sub>t-2</sub> , h <sub>3</sub>	1	0	0	$X_{t+1} * h_0 + X_t * h_1 + X_{t-1} * h_2 + X_{t-2} * h_3 = X_{OUT_{t+1}}$	1600 cycle complete


## PIPELINED NONRECURSIVE FILTER USING FOUR TDC1003J, 5 MHz




In this method, four TDC1003J parts are used in a parallel-out kind of connection. An external four-stage circulating shift register holds the weighting functions, h. A tag bit is also circulated in the h shift registers which operates the 3-state control, thereby busing the accumulator contents to the output in sequence. Input register clocking, output register clocking and h shift register are all operated directly from the 5 MHz system clock. The control ACC is also operated from the tag bit as well as the 3-state control. As can be traced from the block diagram, each TDC1003J accumulates four products and then is gated to the output bus. On the next clock period the adjacent TDC1003J is outputted, etc. By these means, steady outputs at the 5 MHz rate are sustained. The latency period is four clock periods or 800 ns. The internal operation sequence for any one TDC1003J is the same as shown in the previous implementation.

#### **RECURSIVE DIGITAL FILTER IMPLEMENTED WITH TDC1003**

The usual block diagram for the simplest recursive digital filter is shown below.



This can be implemented with a single TDC1003 J part as shown below.




SINGLE TOC1003 J PART IMPLEMENTATION OF SINGLE POLE FILTER

In this case, two-step operation is used where the operand into the multiplier is alternated between 1 and h and the output is read out on alternate clock cycles. Operation is shown below, assuming initial output accumulator contents of value v.

	Oper	ation Sec	quence				Cumulative Time
Step	Load	ACC	SUB	RND	TRIM	Contents of Output Registers at Completion of Operation	of Completion of Operation
	Initial state t <sub>0</sub>					X <sub>OUT<sub>t0</sub></sub> = υ	0
1	X <sub>OUT<sub>t0</sub>, h</sub>	1	0	0	0	hu	200
2	X <sub>t+1</sub> , 1	1	0	0	. 1	$X_{OUT_{t+1}} = X_{t+1} + hv$ (read out to destination)	400 Cycle complete
3	X <sub>OUT<sub>t+1</sub>, h</sub>	1	0	0	0	h(X <sub>t+1</sub> + hข)	600
4	X <sub>OUT<sub>t+1</sub>, h X<sub>t+2</sub>, 1</sub>	1	0	0	1	$X_{OUT_{t+2}} = X_{t+2}^{+h(X_{t+1} + hv)}$ (read out to destination)	800 Cycle complete

For a two or more pole filter we have the following diagram:



$$X_{OUT_{t_0}} = v$$

$$X_{OUT_{t+1}} = X_{t+1} + h_1 v$$

$$X_{OUT_{t+2}} = X_{t+2} + h_1 (X_{t+1} + h_1 v) + h_2 v$$

$$\mathsf{X}_{\mathsf{OUT}_{\mathsf{t}+3}} = \mathsf{X}_{\mathsf{t}+3} + \mathsf{h}_1 \; [\mathsf{X}_{\mathsf{t}+2} + \mathsf{h}_1 \; (\mathsf{X}_{\mathsf{t}+1} + \mathsf{h}_1 v) + \mathsf{h}_2 v] \; + \mathsf{h}_2 \; (\mathsf{X}_{\mathsf{t}+1} + \mathsf{h}_1 v)$$


$$X_{OUT_{t+4}} = X_{t+4} + h_1 X_{t+3} + h_1 [X_{t+2} + h_1 (X_{t+1} + h_1 v) + h_2 v] + h_2 (X_{t+1} + h_1 v) + h_2 [X_{t+2} + h_1 (X_{t+1} + h_1 v) + h_2 v]$$
 In general

$$X_{OUT_{t}} = X_{t} + h_{1} (X_{OUT_{t-1}}) + h_{2} (X_{OUT_{t-2}}) + ... + h_{n} (X_{OUT_{t-n}})$$

$$X_{OUT_t} = X_t + \sum_{i=1}^{n} h_i (X_{OUT_{t-i}})$$

Using the methods shown for the other example, the two pole filter can be stepped at 600 ns intervals using one TDC1003.

#### COMPLEX MULTIPLICATION




Using one TDC1003J in time sequenced operation.

	Opera	ation Seque	ence		Contents of Output Registers	Cumulative Time			
Step	Load	ACC	SUB	RND	at Completion of Operation	at Completion of Operation (ns)			
1	Y <sub>1</sub> , Y <sub>2</sub>	0	0	0	Y <sub>1</sub> * Y <sub>2</sub>	200			
2	x <sub>1</sub> , x <sub>2</sub>	1	1	0	$X_1 * X_2 - Y_1 * Y_2 = X$ (transfer to destination)	400			
3	X <sub>1</sub> , Y <sub>2</sub>	0	0	0	X <sub>1</sub> * Y <sub>2</sub>	600			
4	x <sub>1</sub> , y <sub>2</sub> x <sub>2</sub> , y <sub>1</sub>	1	0	0	$X_1 * Y_2 + X_2 * Y_1 = Y$ (transfer to destination)	800			

Using two TDC1003s, it is obvious that the above complex multiplication can be performed in 400 nsec.

#### FFT DECIMATION-IN-TIME KERNEL SEQUENCE



Principal Equations:

 $F_K = \sum_{n=0}^{N-1} f_n W^{nK}, K = 0, 1, 2, ... N-1,$   $W \equiv e^{-j2\pi/N}$ 

$$W^{K} \equiv e^{-j2\pi K/N} = e^{-j\theta} = \cos\theta - j\sin\theta$$

Implementation Solution:

$$X_{1}' = X_{1} + X_{2} \cos \theta + Y_{2} \sin \theta = X_{1} + Z_{1}$$
 $Y_{1}' = Y_{1} \cdot X_{2} \sin \theta + Y_{2} \cos \theta = Y_{1} + Z_{2}$ 
 $X_{2}' = X_{1} \cdot X_{2} \cos \theta - Y_{2} \sin \theta = X_{1} \cdot Z_{1}$ 
 $Y_{2}' = Y_{1} + X_{2} \sin \theta - Y_{2} \cos \theta = Y_{1} \cdot Z_{2}$ 

FFT points represented by

$$X_1 + j Y_1, X_2 + j Y_2$$

Transformed Vectors  $X'_1, X'_2, Y'_1, Y'_2$ 

$$\theta \equiv 2\pi K/N$$

$$Z_1 \equiv X_2 \cos\theta + Y_2 \sin\theta$$

$$Z_2 \equiv -X_2 \sin\theta + Y_2 \cos\theta$$

#### FFT DECIMATION-IN-TIME KERNEL SEQUENCE (CONTINUED)

Using one TDC1033J in time sequence operation.

	Operation Seq	uence			Contents of Output Registers at Completion	Cumulative Time at Completion of Operation (ns)		
Step	Load/Hold (L/H)	ACC	SUB	RND	of Operation (Note 1)	(Note 3)		
1	L $X_2$ , $\cos \theta$	0	0	0	$X_2 \cos \theta$	200		
2	L Y <sub>2</sub> , $\sin \theta$	1	0	0	$X_2 \cos \theta + Y_2 \sin \theta = Z_1$	400		
3	L X <sub>1</sub> , 1(Note 4)	1	0	0	$X_1 + Z_1 = X_1$ (transfer to destination)	600		
4	H X <sub>1</sub> , 1(Note 2)	1	1	0	-Z <sub>1</sub>	800		
5	н х <sub>1</sub> , 1	1	0	0	$X_1 - Z_1 = X_2$ (transfer to destination)	1000		
6	L X <sub>2</sub> , $\sin \theta$	0	0	0	$X_2 \sin \theta$	1200		
7	L Y <sub>2</sub> , $\cos \theta$	1	1	0	$-X_2 \sin \theta + Y_2 \cos \theta = Z_2$	1400		
8	L Y <sub>1</sub> , 1	1	0	0	Y <sub>1</sub> + Z <sub>2</sub> = Y <sub>1</sub> (transfer to destination)	1600		
9	н Ү <sub>1</sub> , 1	1	1	0	-Z <sub>2</sub>	1800		
10	н Ү <sub>1</sub> , 1	1	0	0	$Y_1 - Z_2 = Y_2'$ (transfer to destination)	2000		

- Note 1. The outputs are stable within  $\tau_D$  time after clocking the output registers, typically 30 ns. Outputs are held stable until the next step in the sequence is clocked at the end of the step. Consequently output contents are available to bus to the destination for  $\tau_m$   $\tau_D$  period, approximately 170 ns for  $\tau_m$  = 200 ns.
- Note 2. At steps 4 and 9, if the constant loaded is +2 instead of +1, the above sequence can be shortened by two steps or to 1600 ns. Some loss in accuracy may result using this shortened sequence since the number field would have to include +2 and a quantity such as  $\cos \theta$  could only be represented with one less significant binary bit.
- Note 3. Using two TDC1003J parts instead of one will allow the kernel operation in one-half the time given above.
- Note 4. The absence of a true +1 in the fractional 2s complement number field causes a small error to be introduced. An alternative is to arrange the algorithm so that -1 is used as the operator since this is a valid 2s complement number having unity absolute value. Another alternative which avoids the error is to use a one bit integer field with sinθ and cosθ scaled accordingly.

TRW RESERVES THE RIGHT TO CHANGE PRODUCTS AND SPECIFICATIONS WITHOUT NOTICE. THIS INFORMATION DOES NOT CONVEY ANY LICENSE UNDER PATENT RIGHTS OF TRW INC. OR OTHERS