


\*\*\*\*\*

## C-MOS ENHANCED MULTI INTERFACE FOR LBP

-TOP VIEW-



PIN No.	I/O	SIGNAL	PIN No.	I/O	SIGNAL	PIN No.	I/O	SIGNAL	PIN No.	I/O	SIGNAL	PIN No.	I/O	SIGNAL
1	I	iRST	21	I	iS0	41	I/O	P1bD4	61	O	BPoFT	81	I	HDiD/C
2	I	iCIS	22	I	iA2	42	I/O	P1bD3	62	O	BPoSE	82	I	HDiRXD
3	—	GND	23	I	iA1	43	I/O	P1bD2	63	I/O	BPbD7	83	I	UTiRXD
4	I/O	bD7	24	I	iA0	44	I/O	P1bD1	64	—	VDD	84	I	UTiDSR
5	I/O	bD6	25	O	HDiINT	45	I/O	P1bD0	65	—	GND	85	I	UTiCTS
6	I/O	bD5	26	O	BPoINT0	46	I/O	P2bD7	66	I/O	BPbD6	86	O	UToTXD
7	I/O	bD4	27	O	UToINT	47	I/O	P2bD6	67	I/O	BPbD5	87	O	UToDTR
8	I/O	bD3	28	O	IOoINT1	48	I/O	P2bD5	68	I/O	BPbD4	88	O	UToRTS
9	I/O	bD2	29	O	IOoINT2	49	I/O	P2bD4	69	I/O	BPbD3	89	—	VDD
10	I/O	bD1	30	—	GND	50	—	GND	70	I/O	BPbD2	90	—	GND
11	I/O	bD0	31	I	UTiECK	51	I/O	P2bD3	71	I/O	BPbD1	91	I	BPiCLK
12	I	iRD/RW	32	I	P3iD1	52	I/O	P2bD2	72	I/O	BPbD0	92	—	GND
13	I	iWR/EN	33	I	P3iD2	53	I/O	P2bD1	73	O	HDiRTS	93	O	BPoRT
14	—	VDD	34	O	BPoINT1	54	I/O	P2bD0	74	O	HDiSYNC	94	I	BPiCLS
15	—	GND	35	O	BPoINT2	55	I	BPiSEI	75	O	HDiTRXC	95	O	BPoDRQ
16	I	iCLK	36	I/O	P1bD7	56	I	BPiAF	76	O	HDiTXD	96	—	NC
17	I	iCS	37	I/O	P1bD6	57	I	BPiSTB	77	O	HDiW/Q	97	O	PBoDEND
18	—	NC	38	I/O	P1bD5	58	O	BPoPE	78	—	NC	98	I	BPiDAK
19	I	iS2	39	—	VDD	59	O	BPoACK	79	I	HDiPCLK	99	I	BPiINI
20	I	iS1	40	—	GND	60	O	BPoBY	80	—	GND	100	—	GND

**INPUT**


B <i>Pi</i> A $\overline{F}$	; COMPATIBILITY = n AUTO Fd
B <i>Pi</i> CLK	; I/O PARALLEL INTERFACE CLOCK
B <i>Pi</i> CLS	; COMPATIBILITY MODE LEVEL SELET
B <i>Pi</i> DA $\overline{K}$	; DMAC ACKNOWLEDGE
B <i>Pi</i> INI	; COMPATIBILITY = n INITIAL
B <i>Pi</i> INT	; COMPATIBILITY = n INT
B <i>Pi</i> SE $\overline{I}$	; COMPATIBILITY = n SELECT IN
B <i>Pi</i> STB	; COMPATIBILITY = n STROBE
H <i>D</i> iD/C	; HDLC DATA/COMMAND SELECT
H <i>D</i> iPCLK	; HDLC P CLOCK
H <i>D</i> iRXD	; HDLC RECEIVE DATA
iA0-iA2	; ADDRESS
iCIS	; CPU INTERFACE SELECT
iCLK	; CLOCK (3.6864 MHz)
iCS	; CHIP SELECT
iRD/RW	; READ/READ WRITE SELECT
iRST	; RESET
iS0-iS2	; BLOCK SELECT
iWR/EN	; WRITE/ENABLE
P3iD1, P3iD2	; EXTERNAL INTERRUPT
UTiCT $\overline{S}$	; UART CTS
UTiDSR	; UART DATA SET READY
UTIECK	; EXTERNAL UART CLOCK
UTiRXD	; UART RECEIVE DATA

**OUTPUT**

B <i>Po</i> A $\overline{C}K$	; COMPATIBILITY = n ACK
B <i>Po</i> BY	; COMPATIBILITY = BUSY
B <i>Po</i> DEND	; DMAC END
B <i>Po</i> DR $\overline{Q}$	; DMAC REQUEST
B <i>Po</i> F $\overline{T}$	; COMPATIBILITY = n FAULT
B <i>Po</i> iNT0-B <i>Po</i> iNT2	; INTERRUPT REQUEST 0-2
B <i>Po</i> PE	; COMPATIBILITY = P ERROR
B <i>Po</i> RT	; INDICATE REVERSE TRANSFER
B <i>Po</i> SE	; COMPATIBILITY = SELECT
H <i>D</i> oI $\overline{N}T$	; HDLC INTERRUPT
H <i>D</i> oRTS	; HDLC REQUEST TO SEND
H <i>D</i> oSYNC	; HDLC SYNC
H <i>D</i> oTRXC	; HDLC TRANSMIT/RECEIVE CLOCK
H <i>D</i> oTXD	; HDLC TRANSMIT DATA
H <i>D</i> oW/Q	; HDLC WAIT/REQUEST
IOoI $\overline{N}T1$ , IOoI $\overline{N}T2$	; INTERRUPT
UToDTR	; UART DATA TERMINAL READY
UToI $\overline{N}T$	; UART INTERRUPT
UToRTS	; UART REQUEST TO SEND
UToTXD	; UART TRANSMIT DATA

**INPUT/OUTPUT**

bD0-bD7	; DATA BUS
B <i>P</i> bD0-B <i>P</i> bD7	; COMPATIBILITY = DATA
P1bD0-P1bD7	; PARALLEL PORT1
P2bD0-P2bD7	; PARALLEL PORT2



www.DataSheet4U.com