

Industrial Co., Ltd.

DATA SHEET



LCM MODULE

TG160160B-18R

Specification for Approval

APPROVED BY	CHECKED BY	PREPARED BY
Casos	Stoffen	经多色

ISSUED: V00 2010-05-24



CONTENTS

FUNCTIONS & FEATURES	3
BLOCK DIAGRAM	3
MODULE OUTLINE DRAWING	· 4
INTERFACE PIN FUNCTIONS	5
ABSOLUTE MAXIMUM RATINGS (Ta = 25 $^{\circ}$)	5
DC ELECTRICAL CHARACTERISTICS	5
LED BACKLIGHT CHARACTERISTICS	5
CONNECTION WITH MCU	6
Parallel Interface	6
AC CHARACTERISTICS	7
OPTICAL CHARACTERISTICS	9
COMMAND TABLE	10
DISPLAY DATA RAM (DDRAM)	12
RELIABILITY TEST CONDITION	14
PRECAUTION FOR USING LCM MODULE	15
OTHERS	15
APPENDIX A: DATE CODE RULES	16
ADDENDIV D. CHANCE NOTES	16



FUNCTIONS & FEATURES

• Construction : COG (Chip-on-Glass)

Display Format : 160x160 dots

• Display Type : FSTN, Transflective, Positive, B-W

Controller : UC1698 or equivalent controller

Interface : 8-bit parallel interface

Backlight : white/side light

Viewing Direction : 6 O'clock

Driving Scheme : 1/160 Duty Cycle, 1/10 Bias


Power Supply Voltage : 3.3 V

• V_{LCD} Adjustable For Best Contrast : 16.5 V (V_{OP} .)

Operation temperature : -30°C to $+80^{\circ}\text{C}$


Storage temperature : -40° C to $+85^{\circ}$ C

BLOCK DIAGRAM





MODULE OUTLINE DRAWING





INTERFACE PIN FUNCTIONS

Pin No.	Symbol	Level	Description
1	VSS	0V	Ground
2	A0	H/L	Register select input pin(H: Date, L: Control)
3	WR	H/L	Read/Write control input pin(Write signal)
4	RD	H/L	Read/Write enable signal(Read signal)
5	XCS	H/L	Chip select input pin. LOW active.
6	RST	H/L	Reset input pin when RST is "L", initialization.
7	VDD	+3.3V	Supply voltage for logic operating.
8	DB0	H/L	
9	DB1	H/L	
10	DB2	H/L	
11	DB3	H/L	These are data bus for data transfer between MPU and UC1698.
12	DB4	H/L	These are data bus for data transfer between MPO and OC1096.
13	DB5	H/L	
14	DB6	H/L	
15	DB7	H/L	
16	LED-	0V	Backlight Ground
17	NC		No connection
18	LED+	+3.3V	Power supply for Backlight

ABSOLUTE MAXIMUM RATINGS (Ta = 25° C)

Parameter	Symbol	Min	Max	Unit
Supply voltage for logic	$ m V_{DD}$	-0.5	4.0	V
Supply voltage for LCD	Vo	-0.5	20	V
Input voltage	VI	-0.5	V _{DD} +0.5	V
Normal Operating temperature	Тор	-30	+70	$^{\circ}\mathbb{C}$
Normal Storage temperature	Tst	-30	+80	$^{\circ}$ C

Note: Stresses beyond those given in the Absolute Maximum Rating table may cause operational errors or damage to the device. For normal operational conditions see AC/DC Electrical Characteristics.

DC ELECTRICAL CHARACTERISTICS

Parameter	Symbol	Condition	$M_{\rm IN}$	T_{YP}	M_{AX}	Unit
Supply voltage for logic	VDD		3.1	3.3	3.5	V
Supply current for logic	IDD			78	90	mA
		-30℃				
Operating voltage for LCD	VLCD	+25°C	16.3	16.5	17.0	V
		+80°C				
Input voltage "H" level	VIH		0.8 V _{DD}	-	V_{DD}	V
Input voltage "L" level	VIL		0	-	0.2 V _{DD}	V


LED BACKLIGHT CHARACTERISTICS

COLOR	Wavelength λ p(nm)	Operating Voltage(±0.15V)	Spectral line half width Δ λ (nm)	Forward Current (mA)
white		3.1		75

NOTE: Do not connect +5V directly to the backlight terminals. This will ruin the backlight.



CONNECTION WITH MCU



Parallel Interface

The timing relationship between UC1698u internal control signal RD, WR and their associated bus actions are shown in the figure below.

The Display RAM read interface is implemented as a two-stage pipe-line. This architecture requires that, every time memory address is modified, either in 8-bit mode or 16-bit mode, by either Set CA, or Set RA command, a dummy read cycle needs to be performed before the actual data can propagate through the pipe-line and be read from data port D.

There is no pipeline in write interface of Display RAM. Data is transferred directly from bus buffer to internal RAM on the rising edges of write pulses.


16-BIT & 8-BIT BUS OPERATION

UC1698u supports both 8-bit and 16-bit bus width. The bus width is determined by pin BM[1].

8-bit bus operation exactly doubles the clock cycles of 16-bit bus operation, MSB followed by

LSB, including the dummy read, which also requires two clock cycles. The bus cycle of 8-bit mode is reset each time CD pin changes state (when CS is active).





rigure 3. 10-bit Parallel Interface & Related Internal Signals

AC CHARACTISTICS




FIGURE 14: Parallel Bus Timing Characteristics (for 8080 MCU)



 $(2.5V \le V_{DD} < 3.3V, Ta = -30 \text{ to } +85^{\circ}C)$

Symbol	Signal	Description	Condition	Min.	Max.	Units
t _{AS80} t _{AH80}	CD	Address setup time Address hold time		0 0	-	nS
t _{CY80}		System cycle time 16-bit bus (read) (write) 8-bit bus (read) (write)		170 130 100 80	ı	nS
t _{PWR80}	WR1	Pulse width 16-bit (read) 8-bit		85 50	-	nS
t _{PWW80}	WR0	Pulse width 16-bit (write) 8-bit		65 40	ı	nS
t _{HPW80}	WR0, WR1	High pulse width 16-bit bus (read) (write) 8-bit bus (read) (write)		85 65 50 40	1	nS
t _{DS80}	D0~D15	Data setup time Data hold time		30 0	_	nS
t _{ACC80} t _{OD80}		Read access time Output disable time	C _L = 100pF	_ 15	60 30	nS
T _{CSSA80} t _{CSH80}	CS1/CS0	Chip select setup time		5 5		nS




FIGURE 17: Reset Characteristics

(1.65V \leq V_{DD} < 3.3V, Ta= –30 to +85 $^{\circ}$ C)


Symbol	Signal	Description	Condition	Min.	Max.	Units
t _{RW}	RST	Reset low pulse width		3	-	μS
t _{RD}	RST, WR	Reset to WR pulse delay		10	-	mS




OPTICAL CHARACTERISTICS

ITEM	SYMBOL	CONDITION	MIN	TYP	MAX	UNIT	NOTE
Contrast ratio	CR	$\theta=0, \Phi=0$	ı	2	-		
Response time(rise)	Tr	25℃	- 230		ma		
Response time(fall)	Td	23 C		-	250	ms	
	θf						
Viovvina anala	θЬ	25%					
Viewing angle	θ1	25℃		-		daa	
	θr			-		deg.	

Note1: Definition Operation Voltage (V_{OP})




Note2: Response time





Note3: Viewing angle



COMMAND TABLE

The following is a list of host commands supported by UC1698u

C/D: 0: Control, 1: Data

W/R: 0: Write Cycle,

1: Read Cycle

#: Useful Data bits

-: Don't Care

	Command	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Action	Default
1	Write Data Byte	1	0	#	#	#	#	#	#	#	#	Write 1 byte	N/A
2	Read Data Byte	1	1	#	#	#	#	#	#	#	#	Read 1 byte	N/A
3	Get Status & PM	0	1	GE Ver	MX	PMO[6:0]			MO[6:0]			Get {Status, Ver, PMO, Product Code,	N/A
L				Pro	duct (Code ((8h)	PID	[1:0]	MID	[1:0]	PID, MID}	L
ļ₄	Set Column Address LSB	0	0	0	0	0	0	#	#	#	#	Set CA[3:0]	0
[7	Set Column Address MSB	0	0	0	0	0	1	0	#	#	#	Set CA[6:4]	0
5	Set Temp. Compensation	0	0	0	0	1	0	0	1	#	#	Set TC[1:0]	0
6	Set Power Control	0	0	0	0	1	0	1	0	#	#	Set PC[1:0]	10b
7	Set Adv. Program Control	0	0	0	0	1	1	0	0	0	R	Set APC[R][7:0],	N/A
Ι΄	(double-byte command)	0	0	#	#	#	#	#	#	#	#	R = 0 or 1	IN/A
8	Set Scroll Line LSB	0	0	0	1	0	0	#	#	#	#	Set SL[3:0]	0
̰	Set Scroll Line MSB	0	0	0	1	0	1	#	#	#	#	Set SL[7:4]	0
9	Set Row Address LSB	0	0	0	1	1	0	#	#	#	#	Set RA[3:0]	0
ľ	Set Row Address MSB	0	0	0	1	1	1	#	#/	#	#	Set RA[7:4]	0
10	Set PMO	0	0	1	0	1	1	1	0	0	1	Set PMO[6:0]	0
10	Set Pivio	U	U	-	#	#	#	#	#	#	#	Set PMO[6.0]	0
11	Set V _{BIAS} Potentiometer	0	0	1	0	0	0	0	0	0	1	Set PM[7:0]	40H
l''	(double-byte command)	0	0	#	#	#	#	#	#	#	#	Set Fivi[7.0]	4011
12	Set Partial Display Control	0	0	1	0	0	0	0	1	0	#	Set LC[8]	0
13	Set RAM Address Control	0	0	1	0	0	0	1	#	#	#	Set AC[2:0]	001b
14	Set Fixed Lines	0	0	1 #	0 #	0 #	1 #	0 #	0 #	0	0 #	Set {FLT,FLB}	0



15	Set Line Rate	0	0	1	0	1	0	0	0	#	#	Set LC	'4·31	10b
16	Set All-Pixel-ON	0	0	1	0	1	0	0	1	0	#	Set DC		0
17	Set Inverse Display	0	0/	1	0	1	0	0	1	1	#	Set DC		0
18	Set Display Enable	0	0	1	0	1	0	1	#	#	#	Set DC		110b
19	Set LCD Mapping Control	0	0	1	1	0	0	0	#	#	#	Set LC		0
20	Set N-Line Inversion	0	0	1	1 -	0	0 #	1 #	0 #	0 #	0 #	Set NIV	-	1DH
21	Set Color Pattern	0	0	1	1	0	1	0	0	0	#	Set LC	[5]	0 (BGR)
22	Set Color Mode	0	0	1	1	0	1	0	1	#	#	Set LC	7:6]	10b
23	Set COM Scan Function	0	0	1	1	0	1	1	#	#	#	Set CSF	[2:0]	000b
24	System Reset	0	0	1	1	1	0	0	0	1	0	System F	Reset	N/A
25	NOP	0	0	1	1	1	0	0	0	1	1	No oper	ation	N/A
26	Set Test Control	0	0	1	1	1	0	0	1	Т	T	For testing	g only.	NI/A
المح	(double-byte command)	0	0 /	#	#	#	#	#	#	#	#	Do not	use.	N/A
27	Set LCD Bias Ratio	0	0	1	1	1	0	1	0	#	#	Set BR	[1:0]	11b: 12
28	Set COM End	0 0	0 0	1	1 #	1 #	1 #	0 #	0 #	0 #	1 #	Set CEN	I[6:0]	159
29	Set Partial Display Start	0 0	0	1 -	1 #	1 #	1 #	0 #	0 #	1 #	0 #	Set DST[6:0]		0
30	Set Partial Display End	0 0	0	1 -	1 #	1 #	1 #	0 #	0 #	1 #	1 #	Set DEN[6:0]		159
31	Set Window Program Starting Column Address	0	0	1	1 #	1 #	1 #	0 #	1 #	0 #	0 #		Set WPC0	0
	Set Window Program	0	0	1	1	1	1	0	1	0	1	.	Set	
32	Starting Row Address	Ô	0	#	#	#	#	#	#	#	#	Shared	WPP0	0
	Set Window Program	0	0	1	1	1	1	0	1	1	0	with MTP	Set	407
33	Ending Column Address	0	0	-	#	#	#	#	#	#	#	commands	WPC1	127
34	Set Window Program	0	0	1	1	1	1	0	1	1	1	1	Set	159
34	Ending Row Address	0	0	#	#	#	#	#	#	#	#		WPP1	159
35	Window Program Mode	0	0	1	1	1	1	1	0	0	#	Set AC	[3]	0: Inside
36	Set MTP Operation control	0 0	0 0	1	0	1	1 #	1 #	0 #	0 #	0 #	Set MTP	C[4:0]	10H
⊨					_	_								
37	Set MTP Write Mask	0 0 0	0 0	1 - -	0 # -	1 # -	1 # -	1 # -	0 # -	0 # #	1 # #	Set MTPM MTPM1		0
38	Set V _{MTP1} Potentiometer	0	0	1 #	1 #	1 #	1 #	0 #	1 #	0 #	0 #		Set MTP1	N/A
39	Set V _{MTP2} Potentiometer	0 0	0 0	1 #	1 #	1 #	1 #	0#	1 #	0	1 #	Shared with Window	Set MTP2	N/A
40	Set MTP Write Timer	0 0	0	1 #	1 #	1 #	1 #	0 #	1 #	1 #	0 #	Program commands	Set MTP3	N/A
41	Set MTP Read Timer	00	0 0	1 #	1 #	1 #	1 #	0 #	1 #	1 #	1 #		Set MTP4	N/A



Note:

- All other bit patterns other than commands listed above may result in undefined behavior.
- Command Set PMO is only available for non-MTP version UC1698u. This command has no meaning for the MTP version of UC1698u.
- The interpretation of commands (37)~(41) depends on the setting of register MTPC[3].
 - Commands (38)~(41) are shared with commands (31)~(34). These two sets of commands share exactly the same code and control registers. When MTPC[3]=0, they are interpreted as Window Program commands and registers. When MTPC[3]=1, they function as MTP Control commands and registers.
 - MTPM and PMO are actually the same register and it can be modified by either command (37) or command (10). Only one of these two commands is valid at any time, as determined by MTPC[3].
- After MTP ERASE or PROGRAM operation, before resuming normal operation, please always
 - a) Remove TST4 power source,
 - b) Do a full V_{DD} ON-OFF-ON cycle.

Example:

8-bit bus mode:

Set PL[1:0] = 2'b11 : D[7:0] = 0010 1011

Set PM[7:0] = 8'h8b : 1st D[7:0] = 1000 0001

2nd D[7:0] = 1000 1011

DISPLAY DATA RAM (DD RAM)

DATA ORGANIZATION

The input display data (depend on color mode) are stored to a dual port static RAM (RAM, for Display Data RAM) organized as 160x128X16.

After setting CA and RA, the subsequent data write cycles will store the data for the specified pixel to the proper memory location.

Please refer to the map in the following page between the relation of COM, SEG, SRAM, and various memory control registers.

DISPLAY DATA RAM ACCESS

The Display RAM is a special purpose dual port RAM which allows asynchronous access to both its column and row data. Thus, RAM can be independently accessed both for Host Interface and for display operations.

Row Mapping

COM electrode scanning orders are not affected by Start Line (SL), Fixed Line (FLT & FTB) or Mirror Y (MY, LC[3]). Visually, register SL having a non-zero value is equivalent to scrolling the LCD display up or down (depends on MY) by SL rows.

RAM ADDRESS GENERATION

The mapping of the data stored in the display SRAM and the scanning COM electrodes can be obtained by combining the fixed COM scanning sequence and the following RAM address generation formula.

When FL=0, during the display operation, the RAM line address generation can be mathematically represented as following:

For the 1st line period of each field



DISPLAY DATA RAM ADDRESSING

A Host Interface (HI) memory access operation starts with specifying Row Address (RA) and Column Address (CA) by issuing Set Row Address and Set Column Address commands.

If wrap-around (WA, AC[0]) is OFF (0), CA will stop incrementing after reaching the end of row (159), and system programmers need to set the values of RA and CA explicitly.

If WA is ON (1), when CA reaches the end of a row, CA will be reset to 0 and RA will increment or decrement, depending on the setting of row Increment Direction (RID, AC[2]). When RA reaches the boundary of RAM (i.e. RA = 0 or 159), RA will be wrapped around to the other end of RAM and continue.

MX IMPLEMENTATION

Column Mirroring (MX) is implemented by selecting either (CA) or (127–CA) as the RAM column address. Changing MX affects the data written to the RAM.

Since MX has no effect on the data already stored in RAM, changing MX does not have immediate effect on the displayed pattern. To refresh the display, refresh the data stored in RAM after setting MX.

Line = SL

Otherwise

Line = Mod(Line+1, 160)

Where Mod is the modular operator, and *Line* is the bit slice line address of RAM to be outputted to SEG drivers. Line 0 corresponds to the first bit-slice of data in RAM.

The above *Line* generation formula produces the "loop around" effect as it effectively resets *Line* to 0 when *Line+1* reaches 160. Effects such as scrolling can be emulated by changing SL dynamically.

MY IMPLEMENTATION

Row Mirroring (MY) is implemented by reversing the mapping order between COM electrodes and RAM, i.e. the mathematical address generation formula becomes:

For the 1st line period of each field

Line = Mod(SL + MUX-1, 160)

where MUX = CEN + 1

Otherwise

Line = Mod(Line-1, 160)

Visually, the effect of MY is equivalent to flipping the display upside down. The data stored in display RAM are not affected by MY.



RELIABILITY TEST CONDITION

No.	TEST Item	Content of Test	Test Condition	Applicable Standard
1	High temperature storage	Endurance test applying the high storage temperature for a long time.	85° C 96hrs	
2	Low temperature storage	Endurance test applying the low storage Temperature for a long time	-40° C 96hrs	
3	High temperature operation	Endurance test applying the electric stress (Voltage & current)and the thermal stress to the element for a long time	80° C 96hrs	
4	Low temperature operation	Endurance test applying the electric stress Under low temperature for a long time	-30° C 96hrs	
5	High temperature/ Humidity storage	Endurance test applying the electric stress(Voltage & current) and Temperature/ Humidity stress to the element for a long time	40° C 90%RH 96hrs	
6	High temperature/ Humidity operation	Endurance test applying the electric stress (voltage & current)and temperature/ humidity stress to the element for a long time	40° C 90%RH 96hrs	
7	Temperature cycle	Endurance test applying the low and high temperature cycle. -30° C →25° C→80° C 30min←5min←30min.(1 cycle)	-30° C/80° C 10 cycle	

Supply voltage for logic system = 5V. Supply voltage for LCD system = Operating voltage at 25° C.

Mechanical Test

Vibration test	Endurance test applying the vibration during transportation and using	10~22Hz→1.5mmp-p 22~500Hz→1.5G Total 0.5hour
Shock test	Constructional and mechanical endurance test applying the shock during transportation.	50G half sign wave 11 msede 3 times of each direction
Atmospheric pressure test	Endurance test applying the atmospheric pressure during transportation by air	115mbar 40hrs
Static electricity test	Endurance test applying the electric stress to the terminal	VS=800V,RS-1.5K Ω CS=100pF, 1 time

Environmental condition

The inspection should be performed at the 1metre height from the LCD module under 2 pieces of 40W white fluorescent lamps (Normal temperature $20\sim25\,^{\circ}$ C and normal humidity $60\pm15\%$ RH).



PRECAUTION FOR USING LCM MODULE

- Please remove the protection foil of polarizer before using.
- The display panel is made of glass. Do not subject it to a mechanical shock by dropping it from a high place, etc.
- If the display panel is damaged and the liquid crystal substance inside it leaks out, do not get any in your mouth. If the substance come into contact with your skin or clothes promptly wash it off using soap and water.
- Do not apply excessive force to the display surface or the adjoining areas since this may cause the color tone to vary.
- The polarizer covering the display surface of the LCD module is soft and easily scratched. Handle this polarize carefully.
- To prevent destruction of the elements by static electricity, be careful to maintain an optimum work environment.
 - -Be sure to ground the body when handling the LCD module.
 - -Tools required for assembly, such as soldering irons, must be properly grounded.
 - -To reduce the amount of static electricity generated, do not conduct assembly and other work under dry conditions.
 - -The LCD module is coated with a film to protect the display surface. Exercise care when peeling off this protective film since static electricity may be generated.
- Storage precautions
 - When storing the LCD modules, avoid exposure to direct sunlight or to the light of fluorescent lamps.
 - Keep the modules in bags designed to prevent static electricity charging under low temperature / normal humidity conditions (avoid high temperature / high humidity and low temperatures below 0° C). Whenever possible, the LCD modules should be stored in the same conditions in which they were shipped from our company.

OTHERS

- Liquid crystals solidify at low temperature (below the storage temperature range) leading to defective orientation of liquid crystal or the generation of air bubbles (black or white). Air bubbles may also be generated if the module is subjected to a strong shock at a low temperature.
- If the LCD modules have been operating for a long time showing the same display patterns may remain on the screen as ghost images and a slight contrast irregularity may also appear. Abnormal operating status can be resumed to be normal condition by suspending use for some time. It should be noted that this phenomena does not adversely affect performance reliability.
- To minimize the performance degradation of the LCD modules resulting from caused by static electricity, etc. exercise care to avoid holding the following sections when handling the modules:
 - Exposed area of the printed circuit board
 - Terminal electrode sections




A. DATE CODE RULES

A.1. DATE CODE FOR SAMPLE

YP: meaning sample



A.2. DATE CODE FOR PRODUCTION



A. TG160160B-18R represents LCM part number

C. YY/WW represents Year, Week

YY—Year WW—Week

XXXXXXX—Production array No.

B. CHANGE NOTES:

Ver.	Descriptions	Editor	Date
V00	First Issue	HXY	2010-05-24