## TIBPAL20L8-7C, TIBPAL20R4-7C, TIBPAL20R6-7C, TIBPAL20R8-7C TIBPAL20L8-10M, TIBPAL20R4-10M, TIBPAL20R6-10M, TIBPAL20R8-10M HIGH-PERFORMANCE IMPACT-X ™ PAL® CIRCUITS

SRPS005E - D3307, OCTOBER 1989 - REVISED DECEMBER 2010

High-Performance Operation:

f<sub>max</sub> (no feedback)

TIBPAL20R' -7C Series . . . 100 MHz TIBPAL20R' -10M Series . . . 62.5 MHz

f<sub>max</sub> (internal feedback)

TIBPAL20R' -7C Series . . . 100 MHz

TIBPAL20R' -10M Series . . . 62.5 MHz

f<sub>max</sub> (external feedback)

TIBPAL20R' -7C Series . . . 74 MHz

TIBPAL20R' -10M Series . . . 50 MHz


**Propagation Delay** 

TIBPAL20L8-7C Series . . . 7 ns Max TIBPAL20L8-10M Series . . . 10 ns Max


- Functionally Equivalent, but Faster Than Existing 24-Pin PLD Circuits
- Preload Capability on Output Registers Simplifies Testing
- Power-Up Clear on Registered Devices (All Register Outputs are Set Low, but Voltage Levels at the Output Pins Go High)
- Package Options Include Both Plastic and Ceramic Chip Carriers in Addition to Plastic and Ceramic DIPs
- Security Fuse Prevents Duplication
- Dependable Texas Instruments Quality and Reliability

DEVICE	I INPUTS	3-STATE O OUTPUTS	REGISTERED Q OUTPUTS	I/O PORT S
PAL20L8	14	2	0	6
PAL20R4	12	0	4 (3-state buffers)	4
PAL20R6	12	0	6 (3-state buffers)	2
PAL20R8	12	0	8 (3-state buffers)	0

## TIBPAL20L8' C SUFFIX ... JT OR NT PACKAGE M SUFFIX ... JT PACKAGE (TOP VIEW)



TIBPAL20L8'
C SUFFIX . . . FN PACKAGE
M SUFFIX . . . FK PACKAGE
(TOP VIEW)



NC – No internal connection
Pin assignments in operating mode

#### description

These programmable array logic devices feature high speed and functional equivalency when compared with currently available devices. These IMPACT-X™ circuits combine the latest Advanced Low-Power Schottky technology with proven titanium-tungsten fuses to provide reliable, high-performance substitutes for conventional TTL logic. Their easy programmability allows for quick design of custom functions and typically results in a more compact circuit board. In addition, chip carriers are available for futher reduction in board space.

All of the register outputs are set to a low level during power-up. Extra circuitry has been provided to allow loading of each register asynchronously to either a high or low state. This feature simplifies testing because the registers can be set to an initial state prior to executing the test sequence.

The TIBPAL20' C series is characterized from 0°C to 75°C. The TIBPAL20' M series is characterized for operation over the full military temperature range of -55°C to 125°C.


IMPACT-X is a trademark of Texas Instruments Incorporated. PAL is a registered trademark of Advanced Micro Devices Inc.



1

## TIBPAL20R4-7C, TIBPAL20R6-7C, TIBPAL20R8-7C TIBPAL20R4-10M, TIBPAL20R6-10M, TIBPAL20R8-10M HIGH-PERFORMANCE IMPACT-X ™ PAL® CIRCUITS

SRPS005E - D3307, OCTOBER 1989 - REVISED DECEMBER 2010



Pin assignments in operating mode

18 🛮 Q

17 🛮 Q

16 🛮 Q

15 🛮 Q

14 🛮 I

13 TOE

1 **[** 8

1**[**]9

I 🛮 10

| [] 11

GND [] 12



[]8

∐9

NC - No internal connection

NC

Q


Q

19 🛮 Q


# TIBPAL20L8-7C, TIBPAL20R4-7C TIBPAL20L8-10M, TIBPAL20R4-10M HIGH-PERFORMANCE IMPACT-X TM PAL® CIRCUITS SRPS005E - D3307, OCTOBER 1989 - REVISED DECEMBER 2010

#### functional block diagrams (positive logic)

#### TIBPAL20L8



#### TIBPAL20R4'




 $\sim$  denotes fused inputs




#### functional block diagrams (positive logic)

#### TIBPAL20R6'



#### TIBPAL20R8'



 $\sim$  denotes fused inputs




### HIGH-PERFORMANCE IMPACT-X TM PAL® CIRCUITS SRPS005E - D3307, OCTOBER 1989 - REVISED DECEMBER 2010

⇉

ℴ⅄

#### logic diagram (positive logic) Increment \_\_\_ I First Fuse Numbers — 0 200 240 440 480 21 I/O 560 600 680 720 <u>20</u> I/O 1040 1080 19 I/O 1320 18 I/O 1520 1640 1680 17 I/O 1760 1840



2120 

2280 



16 I/O


1<u>5</u> 0

<u>14</u> I <u>13</u> |

#### TIBPAL20R4-7C TIBPAL20R4-10M

## HIGH-PERFORMANCE IMPACT-X TM PAL® CIRCUITS SRPS005E - D3307, OCTOBER 1989 - REVISED DECEMBER 2010

#### logic diagram (positive logic)





### HIGH-PERFORMANCE IMPACT-X TM PAL® CIRCUITS SRPS005E - D3307, OCTOBER 1989 - REVISED DECEMBER 2010


#### logic diagram (positive logic) Increment — I I 2 First Fuse Numbers 22 I/O 200 360 560 680 720 I = 0 **⊵**C1 1040 I = 0 1160 1240 **≥** C1 I 6 1240 1320 <mark>\_\_\_\_18</mark> Q 1440 1480 1D I -7 1640 I = 0 1D 1840 **-** C1 2000 I = 0 716 Q 1D **⊳**C1 ℴ⅄ 2360 15 I/O 2440 2480 N Fuse number = First fuse number + Increment Pin numbers shown are for JT and NT packages.



#### TIBPAL20R8-7C TIBPAL20R8-10M

### HIGH-PERFORMANCE IMPACT-X TM PAL® CIRCUITS SRPS005E - D3307, OCTOBER 1989 - REVISED DECEMBER 2010

#### logic diagram (positive logic)



## TIBPAL20L8-7C, TIBPAL20R4-7C, TIBPAL20R6-7C, TIBPAL20R8-7C HIGH-PERFORMANCE IMPACT-X ™ PAL® CIRCUITS

SRPS005E - D3307, OCTOBER 1989 - REVISED DECEMBER 2010

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC</sub> (see Note 1)	$\dots \dots \dots  7 \ V$
Input voltage (see Note 1)	5.5 V
Voltage applied to disabled output (see Note 1)	5.5 V
Operating free-air temperature range	0°C to 75°C
Storage temperature range	-65°C to 150°C

NOTE 1: These ratings apply except for programming pins during a programming cycle.

#### recommended operating conditions

			MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage		4.75	5	5.25	V
V <sub>IH</sub>	High-level input voltage (see Note 2)		2		5.5	V
V <sub>IL</sub>	Low-level input voltage (see Note 2)				0.8	V
I <sub>OH</sub>	High-level output current				-3.2	mA
I <sub>OL</sub>	Low-level output current				24	mA
f <sub>clock</sub> †	Clock frequency		0		100	MHz
t <sub>w</sub> †	Pulse duration, clock (see Note 2)	High	5			ns
ıw.	ruise duration, clock (see Note 2)	Low	5			113
t <sub>su</sub> †	Setup time, input or feedback before clock↑	7			ns	
t <sub>h</sub> †	Hold time, input or feedback after clock↑		0			ns
T <sub>A</sub>	Operating free-air temperature		0	25	75	°C

 $<sup>^{\</sup>dagger}$   $f_{clock},$   $t_{w},$   $t_{su},$  and  $t_{h}$  do not apply for TIBPAL20L8'.

NOTE 2: These are absolute voltage levels with respect to the ground pin of the device and include all overshoots due to system and/or tester noise. Testing these parameters should not be attempted without suitable equipment.

### TIBPAL20L8-7C, TIBPAL20R4-7C, TIBPAL20R6-7C, TIBPAL20R8-7C HIGH-PERFORMANCE $IMPACT-X \text{ TM } PAL^{\textcircled{\tiny B}}$ CIRCUITS

SRPS005E - D3307, OCTOBER 1989 - REVISED DECEMBER 2010

#### electrical characteristics over recommended operating free-air temperature range

PARAMETER		TEST CONDITIONS		MIN	TYP <sup>†</sup>	MAX	UNIT
$V_{IK}$	V <sub>CC</sub> = 4.75 V,	$I_{l} = -18 \text{ mA}$			-0.8	-1.5	V
V <sub>OH</sub>	$V_{CC} = 4.75 \text{ V},$	$I_{OH} = -3.2 \text{ mA}$		2.4	3.2		V
$V_{OL}$	$V_{CC} = 4.75 \text{ V},$	I <sub>OL</sub> = 24 mA			0.3	0.5	V
I <sub>OZH</sub> ‡	V <sub>CC</sub> = 5.25 V,	V <sub>O</sub> = 2.7 V				100	μΑ
I <sub>OZL</sub> ‡	V <sub>CC</sub> = 5.25 V,	V <sub>O</sub> = 0.4 V				-100	μΑ
I <sub>I</sub>	V <sub>CC</sub> = 5.25 V,	V <sub>I</sub> = 5.5 V				100	μΑ
I <sub>IH</sub> ‡	V <sub>CC</sub> = 5.25 V,	V <sub>I</sub> = 2.7 V				25	μΑ
I <sub>IL</sub> ‡	V <sub>CC</sub> = 5.25 V,	V <sub>I</sub> = 0.4 V			-80	-250	μΑ
I <sub>OS</sub> §	V <sub>CC</sub> = 5.25 V,	V <sub>O</sub> = 0.5 V		-30	-70	-130	mA
Icc	V <sub>CC</sub> = 5.25 V,	$V_I = 0$ ,	Outputs open		150	210	mA
C <sub>i</sub>	f = 1 MHz,	V <sub>I</sub> = 2 V			5		pF
Co	f = 1 MHz,	V <sub>O</sub> = 2 V			6		pF
C <sub>clk</sub>	f = 1 MHz,	V <sub>CLK</sub> = 2 V			6		pF

### switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	FROM (INPUT)		TO (OUTPUT)	TEST CONDITION	MIN	TYP <sup>†</sup>	MAX	UNIT
	W	ithout fee	edback		100			
f <sub>max</sub> ¶			feedback iguration)		100			MHz
	with	external	feedback		74			
+	1.1/0	O, I/O	1 or 2 outputs switching		3	5.5	7	no
t <sub>pd</sub>	I, I/O	0, 1/0	8 outputs switching	R1 = 200 $\Omega$ ,	3	6	7.5	ns
t <sub>pd</sub>	CLK↑		Q	R2 = 390 $\Omega$ ,	2	4	6.5	ns
t <sub>pd</sub> #	CLK↑		Feedback input	See Figure 6			3	ns
t <sub>en</sub>	OE↓		Q			4	7.5	ns
t <sub>dis</sub>	OE↑		Q			4	7.5	ns
t <sub>en</sub>	I, I/O		O, I/O			6	9	ns
t <sub>dis</sub>	I, I/O		O, I/O			6	9	ns
$t_{sk(o)}$	Skew bety	veen reg	istered outputs			0.5	•	ns

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

10



 $<sup>^{\</sup>ddagger}$  I/O leakage is the worst case of  $I_{OZL}$  and  $I_{IL}$  or  $I_{OZH}$  and  $I_{IH}$  respectively.

<sup>§</sup> Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second. V<sub>O</sub> is set at 0.5 V to avoid test problems caused by test equipment ground degradation.

 $<sup>^{\</sup>P}$  See section for  $f_{\mbox{\scriptsize max}}$  specifications.

<sup>#</sup> This parameter applies to TIBPAL20R4' and TIBPAL20R6' only (see Figure 4 for illustration) and is calculated from the measured f<sub>max</sub> with internal feedback in the counter configuration.

This parameter is the measurement of the difference between the fastest and slowest t<sub>pd</sub> (CLK-to-Q) observed when multiple registered outputs are switching in the same direction.

## TIBPAL20L8-10M, TIBPAL20R4-10M, TIBPAL20R6-10M, TIBPAL20R8-10M HIGH-PERFORMANCE IMPACT-X imp PAL CIRCUITS

SRPS005E - D3307, OCTOBER 1989 - REVISED DECEMBER 2010

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC</sub> (see Note 1)	7 V
Input voltage (see Note 1)	5.5 V
Voltage applied to disabled output (see Note 1)	
Operating free-air temperature range	55°C to 125°C
Storage temperature range	65°C to 150°C

NOTE 1: These ratings apply except for programming pins during a programming cycle.

#### recommended operating conditions

			MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage		4.5	5	5.5	V
$V_{IH}$	High-level input voltage		2		5.5	V
V <sub>IL</sub>	Low-level input voltage				0.8	V
I <sub>OH</sub>	High-level output current				-2	mA
I <sub>OL</sub>	Low-level output current				12	mA
f <sub>clock</sub> †	Clock frequency		0		62.5	MHz
t <sub>w</sub> †	Pulse duration, clock (see Note 2)	High	8			ns
lw'	Fulse duration, clock (see Note 2)	Low	8			113
t <sub>su</sub> †	Setup time, input or feedback before clock↑	10			ns	
$t_h^{\dagger}$	Hold time, input or feedback after clock↑		0			ns
T <sub>A</sub>	Operating free-air temperature		-55	25	125	°C

 $<sup>^{\</sup>dagger}$   $f_{clock},$   $t_{w},$   $t_{su},$  and  $t_{h}$  do not apply for TIBPAL20L8'.

NOTE 2: These are absolute voltage levels with respect to the ground pin of the device and include all overshoots due to system and/or tester noise. Testing these parameters should not be attempted without suitable equipment.

### TIBPAL20L8-10M, TIBPAL20R4-10M, TIBPAL20R6-10M, TIBPAL20R8-10M HIGH-PERFORMANCE $IMPACT-X \ ^{TM} PAL^{\circledcirc}$ CIRCUITS

SRPS005E - D3307, OCTOBER 1989 - REVISED DECEMBER 2010

#### electrical characteristics over recommended operating free-air temperature range

PARAMETER		TEST CONDITIONS		MIN	TYP <sup>†</sup>	MAX	UNIT
V <sub>IK</sub>	$V_{CC} = 4.5 \text{ V},$	I <sub>I</sub> = –18 mA			-0.8	-1.5	V
V <sub>OH</sub>	$V_{CC} = 4.5 \text{ V},$	I <sub>OH</sub> = -2 mA		2.4	3.2		V
$V_{OL}$	$V_{CC} = 4.5 \text{ V},$	I <sub>OL</sub> = 12 mA			0.3	0.5	V
I <sub>OZH</sub> ‡	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.7 V				20	μΑ
l <sub>OZL</sub> ‡	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0.4 V				-0.1	mA
I <sub>I</sub>	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 5.5 V				1	mA
I <sub>IH</sub> ‡ I/O ports	V <sub>CC = 5.5</sub> V,	V <sub>I</sub> = 2.7 V				100	μА
All others	* CC ≡ 5.5 *;	V  - 2.7 V				25	μΑ
I <sub>IL</sub> ‡	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0.4 V			-0.08	-0.25	mA
I <sub>OS</sub> §	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0.5 V		-30	-70	-130	mA
I <sub>CC</sub>	$V_{CC} = 5.5 \text{ V},$ $V_{I} = 0,$	Outputs open OE = V <sub>IH</sub>			140	220	mA
C <sub>i</sub>	f = 1 MHz,	V <sub>I</sub> = 2 V			5		pF
Co	f = 1 MHz,	V <sub>O</sub> = 2 V			6		pF
C <sub>clk</sub>	f = 1 MHz,	V <sub>CLK</sub> = 2 V			6		pF

### switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITION	MIN	TYP <sup>†</sup>	MAX	UNIT
	withou	t feedback		62.5			
f <sub>max</sub> ¶		nal feedback configuration)		62.5			MHz
	with exter	nal feedback		50			
t <sub>pd</sub>	I, I/O	O, I/O	R1 = 390 $\Omega$ ,	1	6	10	ns
t <sub>pd</sub>	CLK↑	Q	$R2 = 750 \Omega$ ,	1	4	10	ns
t <sub>pd</sub> #	CLK↑	Feedback input	See Figure 6			5	ns
t <sub>en</sub>	OE↓	Q		1	4	10	ns
t <sub>dis</sub>	OE↑	Q		1	4	10	ns
t <sub>en</sub>	I, I/O	O, I/O		1	6	12	ns
t <sub>dis</sub>	I, I/O	O, I/O		1	6	10	ns

 $<sup>^{\</sup>dagger}$  All typical values are at  $V_{CC}$  = 5 V,  $T_{A}$  = 25  $^{\circ}C.$ 



 $<sup>^{\</sup>ddagger}$  I/O leakage is the worst case of  $I_{\mbox{\scriptsize OZL}}$  and  $I_{\mbox{\scriptsize IL}}$  or  $I_{\mbox{\scriptsize OZH}}$  and  $I_{\mbox{\scriptsize IH}}$  respectively.

<sup>§</sup> Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second. V<sub>O</sub> is set at 0.5 V to avoid test problems caused by test equipment ground degradation.

See section for f<sub>max</sub> specifications. f<sub>max</sub> with external feedback is not production tested but is calculated from the equation found in the f<sub>max</sub> specification section.

<sup>#</sup> This parameter applies to TIBPAL20R4' and TIBPAL20R6' only (see Figure 4 for illustration) and is calculated from the measured f<sub>max</sub> with internal feedback in the counter configuration.

## TIBPAL20L8-7C, TIBPAL20R4-7C, TIBPAL20R6-7C, TIBPAL20R8-7C TIBPAL20L8-10M, TIBPAL20R4-10M, TIBPAL20R6-10M, TIBPAL20R8-10M HIGH-PERFORMANCE IMPACT-X ™ PAL® CIRCUITS

SRPS005E - D3307, OCTOBER 1989 - REVISED DECEMBER 2010

#### programming information

Texas Instruments programmable logic devices can be programmed using widely available software and inexpensive device programmers.

Complete programming specifications, algorithms, and the latest information on hardware, software, and firmware are available upon request. Information on programmers capable of programming Texas Instruments programmable logic is also available, upon request, from the nearest TI field sales office, local authorized TI distributor, or by calling Texas Instruments at (214) 997-5666.

#### preload procedure for registered outputs (see Figure 1 and Note 3)

The output registers can be preloaded to any desired state during device testing. This permits any state to be tested without having to step through the entire state-machine sequence. Each register is preloaded individually by following the steps given below.

- Step 1. With  $V_{CC}$  at 5 volts and Pin 1 at  $V_{IL}$ , raise Pin 13 to  $V_{IHH}$ .
- Step 2. Apply either  $V_{IL}$  or  $V_{IH}$  to the output corresponding to the register to be preloaded.
- Step 3. Pulse Pin 1, clocking in preload data.
- Step 4. Remove output voltage, then lower Pin 13 to  $V_{\rm IL}$ . Preload can be verified by observing the voltage level at the output pin.




Figure 1. Preload Waveforms


NOTE 3:  $t_d$  =  $t_{su}$  =  $t_h$  = 100 ns to 1000 ns  $V_{IHH}$  = 10.25 V to 10.75 v

## TIBPAL20L8-7C, TIBPAL20R4-7C, TIBPAL20R6-7C, TIBPAL20R8-7C TIBPAL20L8-10M, TIBPAL20R4-10M, TIBPAL20R6-10M, TIBPAL20R8-10M HIGH-PERFORMANCE $IMPACT-X times PAL^{ ilde{B}}$ CIRCUITS

SRPS005E - D3307, OCTOBER 1989 - REVISED DECEMBER 2010

#### power-up reset (see Figure 2)

Following power up, all registers are reset to zero. This feature provides extra flexibility to the system designer and is especially valuable in simplifying state-machine initialization. To ensure a valid power-up reset, it is important that the rise of  $V_{CC}$  be monotonic. Following power-up reset, a low-to-high clock transition must not occur until all applicable input and feedback setup times are met.



<sup>†</sup> This is the power-up reset time and applies to registered outputs only. The values shown are from characterization data.

Figure 2. Power-Up Reset Waveforms

<sup>&</sup>lt;sup>‡</sup> This is the setup time for input or feedback.

TIBPAL20L8-7C, TIBPAL20R4-7C, TIBPAL20R6-7C, TIBPAL20R8-7C TIBPAL20L8-10M, TIBPAL20R4-10M, TIBPAL20R6-10M, TIBPAL20R8-10M HIGH-PERFORMANCE IMPACT-X ™ PAL® CIRCUITS

SRPS005E - D3307, OCTOBER 1989 - REVISED DECEMBER 2010

#### fmax SPECIFICATIONS

#### f<sub>max</sub> without feedback, see Figure 3

In this mode, data is presented at the input to the flip-flop and clocked through to the Q output with no feedback. Under this condition, the clock period is limited by the sum of the data setup time and the data hold time  $(t_{su} + t_h)$ . However, the minimum  $f_{max}$  is determined by the minimum clock period  $(t_w)$  high +  $t_w$  low).




Figure 3. f<sub>max</sub> Without Feedback

#### f<sub>max</sub> with internal feedback, see Figure 4

This configuration is most popular in counters and on-chip state-machine designs. The flip-flop inputs are defined by the device inputs and flip-flop outputs. Under this condition, the period is limited by the internal delay from the flip-flop outputs through the internal feedback and logic array to the inputs of the next flip-flop.

Thus, 
$$f_{max}$$
 with internal feedback =  $\frac{1}{(t_{su} + t_{pd} CLK - to - FB)}$ .

Where tpd CLK-to-FB is the deduced value of the delay from CLK to the input of the logic array.




Figure 4. f<sub>max</sub> With Internal Feedback

## TIBPAL20L8-7C, TIBPAL20R4-7C, TIBPAL20R6-7C, TIBPAL20R8-7C TIBPAL20L8-10M, TIBPAL20R4-10M, TIBPAL20R6-10M, TIBPAL20R8-10M HIGH-PERFORMANCE $IMPACT-X times PAL^{ ilde{B}}$ CIRCUITS

SRPS005E - D3307, OCTOBER 1989 - REVISED DECEMBER 2010

#### fmax SPECIFICATIONS

#### f<sub>max</sub> with external feedback, see Figure 5

This configuration is a typical state-machine design with feedback signals sent off-chip. This external feedback could go back to the device inputs or to a second device in a multi-chip state machine. The slowest path defining the period is the sum of the clock-to-output time and the input setup time for the external signals  $(t_{su} + t_{od} CLK-to-Q)$ .

Thus,  $f_{max}$  with external feedback =  $\frac{1}{(t_{su} + t_{pd} CLK - to - Q)}$ .





Figure 5. f<sub>max</sub> With External Feedback

## TIBPAL20L8-7C, TIBPAL20R4-7C, TIBPAL20R6-7C, TIBPAL20R8-7C TIBPAL20L8-10M, TIBPAL20R4-10M, TIBPAL20R6-10M, TIBPAL20R8-10M HIGH-PERFORMANCE $IMPACT-X \stackrel{\top}{\longrightarrow} PAL^{\tiny\textcircled{\tiny B}}$ CIRCUITS

SRPS005E - D3307, OCTOBER 1989 - REVISED DECEMBER 2010

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A.  $\,C_L$  includes probe and jig capacitance and is 50 pF for  $t_{pd}$  and  $t_{en}$ , 5 pF for  $t_{dis}$ .

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses have the following characteristics: PRR  $\leq$  10 MHz,  $t_r$  and  $t_f \leq$  2 ns, duty cycle = 50%. For C suffix, use the voltage levels indicated inparentheses ( ). For M suffix, use the voltage levels indicated in brackets [ ].
- D. When measuring propagation delay times of 3-state outputs, switch S1 is closed.
- E. Equivalent loads may be used for testing.


Figure 6. Load Circuit and Voltage Waveforms




## TIBPAL20L8-7C, TIBPAL20R4-7C, TIBPAL20R6-7C, TIBPAL20R8-7C TIBPAL20L8-10M, TIBPAL20R4-10M, TIBPAL20R6-10M, TIBPAL20R8-10M HIGH-PERFORMANCE $IMPACT-X times PAL^{ ilde{B}}$ CIRCUITS

SRPS005E - D3307, OCTOBER 1989 - REVISED DECEMBER 2010

#### TYPICAL CHARACTERISTICS





PROPAGATION DELAY TIME vs




Figure 9

PROPAGATION DELAY TIME
vs
LOAD CAPACITANCE





Figure 10

Propagation Delay Time – ns

TIBPAL20L8-7C, TIBPAL20R4-7C, TIBPAL20R6-7C, TIBPAL20R8-7C TIBPAL20L8-10M, TIBPAL20R4-10M, TIBPAL20R6-10M, TIBPAL20R8-10M HIGH-PERFORMANCE IMPACT-X TM PAL® CIRCUITS

SRPS005E - D3307, OCTOBER 1989 - REVISED DECEMBER 2010

#### TYPICAL CHARACTERISTICS



#### PROPAGATION DELAY TIME† **NUMBER OF OUTPUTS SWITCHING** 8.0 tskew – Skew Between Outputs Switching – ns $V_{CC} = 5 V$ $T_A = 25 \,^{\circ}C$ R1 = 200 $\Omega$ 0.7 $R2 = 390 \Omega$ $C_L = 50 pF$ 0.6 8-Bit Counter 0.5 0.4 0.3 0.2 0.1 0 2 3 7 6 **Number of Outputs Switching**

Figure 12

#### PROPAGATION DELAY TIME vs NUMBER OF OUTPUTS SWITCHING 8 7 t<sub>PHL</sub> (I, I/O to O, I/O) Propagation Delay Time - ns 6 t<sub>PI H</sub> (I, I/O to O, I/O) 5 t<sub>PHL</sub> (CLK to Q) t<sub>PLH</sub> (CLK to Q) 3 $V_{CC} = 5 V$ TA = 25 °C $C_L = 50 pF$ $R\bar{1} = 200 \Omega$ $R2 = 390 \Omega$ 0 3 4 5 6 7 8 **Number of Outputs Switching**

Figure 13

<sup>&</sup>lt;sup>†</sup>Outputs switching in the same direction (t<sub>PLH</sub> compared to t<sub>PLH</sub>/t<sub>PHL</sub> to t<sub>PHL</sub>)







17-Dec-2015

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
5962-87671153A	OBSOLETE	LCCC	FK	28		TBD	Call TI	Call TI	-55 to 125		
5962-8767115KA	OBSOLETE	CFP	W	24		TBD	Call TI	Call TI	-55 to 125		
5962-8767115LA	OBSOLETE	CDIP	JT	24		TBD	Call TI	Call TI	-55 to 125		
5962-87671163A	OBSOLETE	LCCC	FK	28		TBD	Call TI	Call TI	-55 to 125		
5962-8767116KA	OBSOLETE	CFP	W	24		TBD	Call TI	Call TI	-55 to 125		
5962-8767116LA	OBSOLETE	CDIP	JT	24		TBD	Call TI	Call TI	-55 to 125		
5962-87671173A	OBSOLETE	LCCC	FK	28		TBD	Call TI	Call TI	-55 to 125		
5962-8767117KA	OBSOLETE	CFP	W	24		TBD	Call TI	Call TI	-55 to 125		
5962-8767117LA	OBSOLETE	CDIP	JT	24		TBD	Call TI	Call TI	-55 to 125		
5962-87671183A	OBSOLETE	LCCC	FK	28		TBD	Call TI	Call TI	-55 to 125		
5962-8767118KA	OBSOLETE	CFP	W	24		TBD	Call TI	Call TI	-55 to 125		
5962-8767118LA	OBSOLETE	CDIP	JT	24		TBD	Call TI	Call TI	-55 to 125		
TIBPAL20L8-10MFKB	OBSOLETE	LCCC	FK	28		TBD	Call TI	Call TI	-55 to 125	5962- 87671153A TIBPAL20 L8-10MFKB	
TIBPAL20L8-10MJTB	OBSOLETE	CDIP	JT	24		TBD	Call TI	Call TI	-55 to 125	5962-8767115LA TIBPAL20L8-10M JTB	
TIBPAL20L8-10MWB	OBSOLETE	CFP	W	24		TBD	Call TI	Call TI	-55 to 125	5962-8767115KA TIBPAL20L8-10M WB	
TIBPAL20L8-7CFN	OBSOLETE	PLCC	FN	28		TBD	Call TI	Call TI	0 to 75		
TIBPAL20L8-7CNT	OBSOLETE	PDIP	NT	24		TBD	Call TI	Call TI	0 to 75		
TIBPAL20R4-10MFKB	OBSOLETE	LCCC	FK	28		TBD	Call TI	Call TI	-55 to 125	5962- 87671183A TIBPAL20 R4-10MFKB	
TIBPAL20R4-10MJTB	OBSOLETE	CDIP	JT	24		TBD	Call TI	Call TI	-55 to 125	5962-8767118LA TIBPAL20R4-10M JTB	
TIBPAL20R4-10MWB	OBSOLETE	CFP	W	24		TBD	Call TI	Call TI	-55 to 125	5962-8767118KA TIBPAL20R4-10M	





17-Dec-2015

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
										WB	
TIBPAL20R4-7CFN	OBSOLETE	PLCC	FN	28		TBD	Call TI	Call TI	0 to 75		
TIBPAL20R4-7CNT	OBSOLETE	PDIP	NT	24		TBD	Call TI	Call TI	0 to 75		
TIBPAL20R6-10MFKB	OBSOLETE	LCCC	FK	28		TBD	Call TI	Call TI	-55 to 125	5962- 87671173A TIBPAL20 R6-10MFKB	
TIBPAL20R6-10MJTB	OBSOLETE	CDIP	JT	24		TBD	Call TI	Call TI	-55 to 125	5962-8767117LA TIBPAL20R6-10M JTB	
TIBPAL20R6-10MWB	OBSOLETE	CFP	W	24		TBD	Call TI	Call TI	-55 to 125	5962-8767117KA TIBPAL20R6-10M WB	
TIBPAL20R6-7CFN	OBSOLETE	PLCC	FN	28		TBD	Call TI	Call TI	0 to 75	20R6-7CFN	
TIBPAL20R6-7CNT	OBSOLETE	PDIP	NT	24		TBD	Call TI	Call TI	0 to 75	TIBPAL20R6-7CN T	
TIBPAL20R8-10MFKB	OBSOLETE	LCCC	FK	28		TBD	Call TI	Call TI	-55 to 125		
TIBPAL20R8-10MJTB	OBSOLETE	CDIP	JT	24		TBD	Call TI	Call TI	-55 to 125		
TIBPAL20R8-10MWB	OBSOLETE	CFP	W	24		TBD	Call TI	Call TI	-55 to 125		

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



#### PACKAGE OPTION ADDENDUM

17-Dec-2015

- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### JT (R-GDIP-T\*\*)

#### 24 LEADS SHOWN

#### **CERAMIC DUAL-IN-LINE**




NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification.
- E. Falls within MIL STD 1835 GDIP3-T24, GDIP4-T28, and JEDEC MO-058 AA, MO-058 AB

#### W (R-GDFP-F24)

#### CERAMIC DUAL FLATPACK



NOTES:

- A. All linear dimensions are in inches (millimeters).
- This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only. E. Falls within Mil—Std 1835 GDFP2—F20



#### FK (S-CQCC-N\*\*)

#### LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



#### NT (R-PDIP-T\*\*)

#### PLASTIC DUAL-IN-LINE PACKAGE

24 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

B. This drawing is subject to change without notice.

The 28 pin end lead shoulder width is a vendor option, either half or full width.



#### FN (S-PQCC-J\*\*)

#### 20 PIN SHOWN

#### PLASTIC J-LEADED CHIP CARRIER



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-018



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### **Products Applications**

logic.ti.com

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security

Power Mgmt Space, Avionics and Defense www.ti.com/space-avionics-defense power.ti.com

Microcontrollers www.ti.com/video microcontroller.ti.com Video and Imaging

www.ti-rfid.com

**OMAP Applications Processors TI E2E Community** www.ti.com/omap e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity