

## LOW-NOISE JFET-INPUT OPERATIONAL AMPLIFIER

Check for Samples: TL072-EP, TL074-EP

#### **FEATURES**

- Low Power Consumption
- Wide Common-Mode and Differential Voltage Ranges
- Low Input Bias and Offset Currents
- Output Short-Circuit Protection
- Low Total Harmonic Distortion: 0.003% Typ
- Low Noise

 $V_n = 18 \text{ nV}/\sqrt{\text{Hz}}$  Typ at f = 1 kHz

- High Input Impedance: JFET Input Stage
- Internal Frequency Compensation
- Latch-Up-Free Operation
- High Slew Rate: 13 V/μs Typ
- Common-Mode Input Voltage Range Includes V<sub>CC+</sub>

# SUPPORTS DEFENSE, AEROSPACE, AND MEDICAL APPLICATIONS

- Controlled Baseline
- One Assembly and Test Site
- One Fabrication Site
- Available in Extended (–40°C to 125°C) or Military (–55°C to 125°C) Temperature Range
- Extended Product Life Cycle
- Extended Product-Change Notification
- Product Traceability

#### DESCRIPTION/ORDERING INFORMATION

The JFET-input operational amplifiers in the TL07x is similar to the TL08x series, with low input bias and offset currents and fast slew rate. The low harmonic distortion and low noise make the TL07x ideally suited for high-fidelity and audio preamplifier applications. Each amplifier features JFET inputs (for high input impedance) coupled with bipolar output stages integrated on a single monolithic chip.

The TL07x is characterized for operation over the extended temperature range of  $-40^{\circ}$ C to  $125^{\circ}$ C or military temperature range of  $-55^{\circ}$ C to  $125^{\circ}$ C.


## ORDERING INFORMATION<sup>(1)</sup>

| T <sub>A</sub> | V <sub>IO</sub> maX<br>AT 25°C | PACKAGE  |              | ORDERABLE<br>PART NUMBER | TOP-SIDE<br>MARKING | VID NUMBER       |
|----------------|--------------------------------|----------|--------------|--------------------------|---------------------|------------------|
| -40°C to 125°C | 6 mV                           | SOIC - D | Reel of 2500 | TL072QDREP               | TL072Q              | V62/12604-01XE   |
| -40 C to 125 C | O IIIV                         | 30IC - D | Reel of 2500 | TL074QDREP               | TL074Q              | V62/11621-01XE   |
| 55°C to 125°C  | 500 / 40500                    | SOIC - D | Reel of 2500 | TL074MDREP               | TL074M              | V62/11621-02XE   |
| –55°C to 125°C | 6 mV                           | 201C – D | Tube of 75   | TL074MDEP                | TL074M              | V62/11621-02XE-T |

For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI
website at www.ti.com.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.






#### TL072 and TL074 SYMBOL (EACH AMPLIFIER)



## **SCHEMATIC (EACH AMPLIFIER)**



All component values shown are nominal.

| COMPONENT COUNT <sup>(1)</sup> |       |       |  |  |  |  |  |  |  |
|--------------------------------|-------|-------|--|--|--|--|--|--|--|
| COMPONENT<br>TYPE              | TL072 | TL074 |  |  |  |  |  |  |  |
| Resistors                      | 22    | 44    |  |  |  |  |  |  |  |
| Transistors                    | 28    | 56    |  |  |  |  |  |  |  |
| JFET                           | 4     | 6     |  |  |  |  |  |  |  |
| Diodes                         | 2     | 4     |  |  |  |  |  |  |  |
| Capacitors                     | 2     | 4     |  |  |  |  |  |  |  |
| epi-FET                        | 2     | 4     |  |  |  |  |  |  |  |

(1) Includes bias and trim circuitry

www.ti.com

#### **ABSOLUTE MAXIMUM RATINGS(1)**

over operating free-air temperature range (unless otherwise noted)

|                   |  |       |     | MIN  | MAX  | UNIT |
|-------------------|--|-------|-----|------|------|------|
| V <sub>CC+</sub>  | Supply voltage <sup>(2)</sup>                              |       |     | 18   | \/   |      |
| V <sub>CC</sub> - | Supply voltage (=)   |       |     |      | 18   | V    |
| $V_{ID}$          | Differential input voltage <sup>(3)</sup>                  |       |     |      | ±30  | V    |
| VI                | Input voltage <sup>(2)</sup> (4)                           |       |     | ±15  | V    |      |
|                   | Duration of output short circuit <sup>(5)</sup>            |       |     |      |      |      |
| 0                 | The arrest resistance is matical to each in at (6) (7)     | TL072 |     |      | 97.5 | °C/W |
| $\theta_{JA}$     | Thermal resistance, junction-to-ambient <sup>(6)</sup> (7) | TL074 |     |      | 86   | C/VV |
| 0                 | The arrest resistance is matical to accept (7)             | TL072 |     |      | 38.3 | 900  |
| $\theta_{JC}$     | Thermal resistance, junction-to-case <sup>(7)</sup>        |       |     | 51.5 | °C/W |      |
| TJ                | Operating virtual junction temperature                     |       |     |      | 150  | °C   |
| T <sub>stg</sub>  | Storage temperature range                                  |       | -65 | 150  | °C   |      |

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

Product Folder Links: TL072-EP TL074-EP

<sup>(2)</sup> All voltage values, except differential voltages, are with respect to the midpoint between V<sub>CC+</sub> and V<sub>CC-</sub>

<sup>3)</sup> Differential voltages are at IN+, with respect to IN-.

<sup>(4)</sup> The magnitude of the input voltage must never exceed the magnitude of the supply voltage or 15 V, whichever is less.

<sup>(5)</sup> The output may be shorted to ground or to either supply. Temperature and/or supply voltages must be limited to ensure that the dissipation rating is not exceeded.

<sup>(6)</sup> Operating at the absolute maximum T<sub>J</sub> of 150°C can affect reliability.

<sup>(7)</sup> The package thermal impedance is calculated in accordance with JESD 51-7.



#### **ELECTRICAL CHARACTERISTICS**

 $V_{CC\pm} = \pm 15 \text{ V}$  (unless otherwise noted)

|                                  | DADAMETED   | TECT CONDITIONS(1)   | <b>T</b> (2)                  |     | TL072            |     |     | TL074            |     | LINUT  |
|----------------------------------|---|--|-------------------------------|-----|------------------|-----|-----|------------------|-----|--------|
|                                  | PARAMETER   | TEST CONDITIONS <sup>(1)</sup>   | T <sub>A</sub> <sup>(2)</sup> | MIN | TYP              | MAX | MIN | TYP              | MAX | UNIT   |
| V                                | longs offeet veltere  | $V_{\Omega} = 0, R_{S} = 50 \Omega$  | 25°C                          |     | 3                | 6   |     | 3                | 6   | mV     |
| $V_{IO}$                         | Input offset voltage  | $V_0 = 0$ , $R_S = 50 \Omega$  | Full range                    |     |                  | 8   |     |                  | 8   | mv     |
| $\alpha_{\text{VIO}}$            | Temperature coefficient of input offset voltage                       | $V_{O} = 0, R_{S} = 50 \Omega$   | Full range                    |     | 18               |     |     | 18               |     | μV/°C  |
|                                  | Input offset current  | V <sub>O</sub> = 0   | 25°C                          |     | 5                | 100 |     | 5                | 100 | pA     |
| I <sub>IO</sub>                  | input onset current   | v <sub>O</sub> = 0   | 125°C                         |     |                  | 2   |     |                  | 2   | nA     |
|                                  | Input bias current  | V <sub>O</sub> = 0   | 25°C                          |     | 65               | 200 |     | 65               | 200 | pA     |
| I <sub>IB</sub>                  | input bias current  | v <sub>O</sub> = 0   | 125°C                         |     |                  | 20  |     |                  | 20  | nA     |
| $V_{ICR}$                        | Common-mode input voltage range                                       |  | 25°C                          | ±11 | –12 to 15        |     | ±11 | -12 to 15        |     | V      |
|                                  |   | $R_L = 10 \text{ k}\Omega$   | 25°C                          | ±12 | ±13.5            |     | ±12 | ±13.5            |     |        |
| $V_{OM}$                         | Maximum peak output<br>voltage swing                                  | R <sub>L</sub> ≥ 10 kΩ   | Full rooms                    | ±12 |                  |     | ±12 |                  |     | V      |
|                                  | ronago omnig  | R <sub>L</sub> ≥ 2 kΩ  | Full range                    | ±10 |                  |     | ±10 |                  |     |        |
| ۸                                | Large-signal differential   | $V_{\Omega} = \pm 10 \text{ V}, R_{\parallel} \ge 2 \text{ k}\Omega$               | 25°C                          | 35  | 200              |     | 35  | 200              |     | V/mV   |
| $A_{VD}$                         | voltage amplification   | $V_0 = \pm 10 \text{ V}, R_L \ge 2 \text{ K}\Omega$                                | Full range                    | 15  |                  |     | 15  |                  |     | V/IIIV |
| B <sub>1</sub>                   | Unity-gain bandwidth  |  | 25°C                          |     | 3                |     |     | 3                |     | MHz    |
| r <sub>i</sub>                   | Input resistance  |  | 25°C                          |     | 10 <sup>12</sup> |     |     | 10 <sup>12</sup> |     | Ω      |
| CMRR                             | Common-mode rejection ratio   | $V_{IC} = V_{ICR} min,$<br>$V_O = 0, R_S = 50 \Omega$                              | 25°C                          | 80  | 86               |     | 80  | 86               |     | dB     |
| k <sub>SVR</sub>                 | Supply-voltage rejection ratio ( $\Delta V_{CC} \pm /\Delta V_{IO}$ ) | $V_{CC} = \pm 9 \text{ V to } \pm 15 \text{ V},$<br>$V_{O} = 0, R_{S} = 50 \Omega$ | 25°C                          | 80  | 86               |     | 80  | 86               |     | dB     |
| I <sub>CC</sub>                  | Supply current (each amplifier)                                       | V <sub>O</sub> = 0, No load  | 25°C                          |     | 1.4              | 2.5 |     | 1.4              | 2.5 | mA     |
| V <sub>O1</sub> /V <sub>O2</sub> | Crosstalk attenuation   | A <sub>VD</sub> = 100  | 25°C                          |     | 120              | -   |     | 120              |     | dB     |

<sup>(1)</sup> Input bias currents of an FET-input operational amplifier are normal junction reverse currents, which are temperature sensitive, as shown in Figure 3. Pulse techniques must be used that will maintain the junction temperature as close to the ambient temperature as possible.

#### **OPERATING CHARACTERISTICS**

 $V_{CC\pm} = \pm 15 \text{ V}, T_A = 25^{\circ}\text{C}$ 

|                | PARAMETER                      | TEST  | 7   | ΓL072 |       | 7   | UNIT |       |      |                    |
|----------------|--------------------------------|---|---|-------|-------|-----|------|-------|------|--------------------|
|                | PARAMETER                      | IESI  | MIN   | TYP   | MAX   | MIN | TYP  | MAX   | UNII |                    |
| SR             | Slew rate at unity gain        | $V_I = 10 \text{ V},$<br>$C_L = 100 \text{ pF},$      | $R_L = 2 k\Omega$ ,<br>See Figure 1             | 8     | 13    |     | 8    | 13    |      | V/µs               |
|                | Rise-time overshoot            | $V_1 = 20 V$  | $R_L = 2 k\Omega$ ,                             |       | 0.1   |     |      | 0.1   |      | μs                 |
| L <sub>r</sub> | factor                         | $C_L = 100 \text{ pF},$                               | See Figure 1                                    |       | 20    |     |      | 20    |      | %                  |
| V              | y Equivalent input noise       | $R_S = 20 \Omega$                                     | f = 1 kHz                                       |       | 18    |     |      | 18    |      | nV/√ <del>Hz</del> |
| V <sub>n</sub> | voltage                        | $R_S = 20 \Omega$                                     | f = 10 Hz to 10 kHz                             |       | 4     |     |      | 4     |      | μV                 |
| In             | Equivalent input noise current | $R_S = 20 \Omega$ ,                                   | f = 1 kHz                                       |       | 0.01  |     |      | 0.01  |      | pA/√Hz             |
| THD            | Total harmonic distortion      | $V_{l}rms = 6 V,$ $R_{L} \ge 2 k\Omega,$ $f = 1 kHz,$ | $A_{VD} = 1$ ,<br>RS $\leq 1 \text{ k}\Omega$ , |       | 0.003 |     |      | 0.003 |      | %                  |

Product Folder Links: TL072-EP TL074-EP

<sup>(2)</sup> All characteristics are measured under open-loop conditions with zero common-mode voltage, unless otherwise specified. Full range is T<sub>A</sub> = -40°C to 125°C for TL07xQ and T<sub>A</sub> = -55°C to 125°C for TL07xM.



#### PARAMETER MEASUREMENT INFORMATION




Figure 1. Unity-Gain Amplifier





Figure 2. Gain-of-10 Inverting Amplifier


Submit Documentation Feedback



#### TYPICAL CHARACTERISTICS

Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.





## 


10 k

f – Frequency – Hz Figure 5.

100 k

1 M

10 M



Submit Documentation Feedback

1 k


Copyright © 2011–2012, Texas Instruments Incorporated

0 └ 100



#### **TYPICAL CHARACTERISTICS (continued)**

Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.



## **MAXIMUM PEAK OUTPUT VOLTAGE** vs LOAD RESISTANCE ±15 $V_{CC\pm} = \pm 15 \text{ V}$ VOM - Maximum Peak Output Voltage - V T<sub>A</sub> = 25°C ±12.5 See Figure 2 ±10 ±7.5 ±5 ±2.5 0.1 0.2 0.7 1 7 10 $R_L$ – Load Resistance – $k\Omega$ Figure 8.

## MAXIMUM PEAK OUTPUT VOLTAGE





Figure 9.

# LARGE-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION



Submit Documentation Feedback

0.97

100 125



#### **TYPICAL CHARACTERISTICS (continued)**


0.7 └─ -75

-50

-25

0

Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.



#### **AND PHASE SHIFT** vs FREE-AIR TEMPERATURE 1.03 1.3 **Unity-Gain Bandwidth** 1.02 1.2 Normalized Unity-Gain Bandwidth Normalized Phase Shift 1.01 1.1 **Phase Shift** 0.99 0.9 $V_{CC\pm} = \pm 15 \text{ V}$ 0.98 0.8 $R_L = 2 k\Omega$ f = B<sub>1</sub> for Phase Shift

**NORMALIZED UNITY-GAIN BANDWIDTH** 

## COMMON-MODE REJECTION RATIO




Figure 13.

## SUPPLY CURRENT PER AMPLIFIER


Figure 12.

50

75

25

T<sub>A</sub> - Free-Air Temperature - °C




Submit Documentation Feedback


Copyright © 2011–2012, Texas Instruments Incorporated




#### TYPICAL CHARACTERISTICS (continued)

Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.





## **NORMALIZED SLEW RATE** FREE-AIR TEMPERATURE 1.15 $V_{CC\pm} = \pm 15 \text{ V}$ $R_L = 2 k\Omega$ 1.10







Figure 18.


Submit Documentation Feedback




#### TYPICAL CHARACTERISTICS (continued)

Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.





#### Figure 20.




Submit Documentation Feedback

Copyright © 2011–2012, Texas Instruments Incorporated



#### **APPLICATION INFORMATION**



NOTE A: These resistor values may be adjusted for a symmetrical output.

Figure 22. 100-kHz Quadrature Oscillator




Figure 23. Audio-Distribution Amplifier

Product Folder Links: TL072-EP TL074-EP





26-Mar-2015

#### PACKAGING INFORMATION

| Orderable Device | Status | Package Type | Package<br>Drawing | Pins | Package<br>Qty | Eco Plan                   | Lead/Ball Finish | MSL Peak Temp      | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|--------|--------------|--------------------|------|----------------|----------------------------|------------------|--------------------|--------------|----------------------|---------|
| TL072QDREP       | ACTIVE | SOIC         | D                  | 8    | 2500           | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM | -40 to 125   | TL072Q               | Samples |
| TL074MDEP        | ACTIVE | SOIC         | D                  | 14   | 50             | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM | -55 to 125   | TL074M               | Samples |
| TL074MDREP       | ACTIVE | SOIC         | D                  | 14   | 2500           | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM | -55 to 125   | TL074M               | Samples |
| TL074QDREP       | ACTIVE | SOIC         | D                  | 14   | 2500           | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM | -40 to 125   | TL074Q               | Samples |
| V62/11621-01XE   | ACTIVE | SOIC         | D                  | 14   | 2500           | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM | -40 to 125   | TL074Q               | Samples |
| V62/11621-02XE   | ACTIVE | SOIC         | D                  | 14   | 2500           | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM | -55 to 125   | TL074M               | Samples |
| V62/11621-02XE-T | ACTIVE | SOIC         | D                  | 14   | 50             | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM | -55 to 125   | TL074M               | Samples |
| V62/12604-01XE   | ACTIVE | SOIC         | D                  | 8    | 2500           | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM | -40 to 125   | TL072Q               | Samples |

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



## **PACKAGE OPTION ADDENDUM**

26-Mar-2015

- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF TL072-EP, TL074-EP:

Military: TL072M, TL074M

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

## PACKAGE MATERIALS INFORMATION

www.ti.com 18-Oct-2016

#### TAPE AND REEL INFORMATION





| _ | _  |   |
|---|----|---|
|   |    | 3   |
|   | B0 | Dimension designed to accommodate the component length    |
|   | K0 | Dimension designed to accommodate the component thickness |
|   | W  | Overall width of the carrier tape                         |
|   | P1 | Pitch between successive cavity centers                   |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

| Device     | Package<br>Type | Package<br>Drawing |    | SPQ  | Reel<br>Diameter<br>(mm) | Reel<br>Width<br>W1 (mm) | A0<br>(mm) | B0<br>(mm) | K0<br>(mm) | P1<br>(mm) | W<br>(mm) | Pin1<br>Quadrant |
|------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| TL072QDREP | SOIC            | D                  | 8  | 2500 | 330.0                    | 12.5                     | 6.4        | 5.2        | 2.1        | 8.0        | 12.0      | Q1               |
| TL074MDREP | SOIC            | D                  | 14 | 2500 | 330.0                    | 16.4                     | 6.5        | 9.0        | 2.1        | 8.0        | 16.0      | Q1               |
| TL074QDREP | SOIC            | D                  | 14 | 2500 | 330.0                    | 16.4                     | 6.5        | 9.0        | 2.1        | 8.0        | 16.0      | Q1               |

www.ti.com 18-Oct-2016



\*All dimensions are nominal

| 7 til dilliononono are memiliai |              |                 |      |      |             |            |             |
|---------------------------------|--------------|-----------------|------|------|-------------|------------|-------------|
| Device                          | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
| TL072QDREP                      | SOIC         | D               | 8    | 2500 | 340.5       | 338.1      | 20.6        |
| TL074MDREP                      | SOIC         | D               | 14   | 2500 | 333.2       | 345.9      | 28.6        |
| TL074QDREP                      | SOIC         | D               | 14   | 2500 | 333.2       | 345.9      | 28.6        |

## D (R-PDSO-G14)

#### PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



## D (R-PDSO-G14)

## PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





SMALL OUTLINE INTEGRATED CIRCUIT



#### NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



#### NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated