

TLC2201-SP

SLOS710-FEBRUARY 2011

CLASS V, ADVANCED LinCMOS[™] LOW NOISE PRECISION OPERATIONAL AMPLIFIER

Check for Samples: TLC2201-SP

FEATURES

- QML-V Qualifed SMD 5962-9088203V2A
- Low Input Offset Voltage: 400 µV Max
- Excellent Offset Voltage Stability With Temperature: 0.5 µV/°C Typ
- Rail-to-Rail Output Swing
- Low Input Bias Current: 1 pA Typ at T_A = 25°C
- Common-Mode Input Voltage Range Includes the Negative Rail
- Fully Specified For Both Single-Supply and Split-Supply Operation



NC - No internal connection

DESCRIPTION

The TLC2201 is a precision, low-noise operational amplifier using Texas Instruments Advanced LinCMOS[™] process. This device combines the noise performance of the lowest-noise JFET amplifiers with the dc precision available previously only in bipolar amplifiers. The Advanced LinCMOS[™] process uses silicon-gate technology to obtain input offset voltage stability with temperature and time that far exceeds that obtainable using metal-gate technology. In addition, this technology makes possible input impedance levels that meet or exceed levels offered by top-gate JFET and expensive dielectric-isolated devices.

The combination of excellent DC and noise performance with a common-mode input voltage range that includes the negative rail makes these devices an ideal choice for high-impedance, low-level signal-conditioning applications in either single-supply or split-supply configurations.

The device inputs and outputs are designed to withstand -100-mA surge currents without sustaining latch-up. In addition, internal ESD-protection circuits prevent functional failures at voltages up to 2000 V as tested under MIL-PRF-38535, Method 3015.2; however, care should be exercised in handling these devices as exposure to ESD may result in degradation of the parametric performance.

The TLC2201 is characterized for operation over the full military temperature range of -55°C to 125°C.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. LinCMOS is a trademark of Texas Instruments.

Parts, PSpice are trademarks of MicroSim Corporation.

TLC2201-SP



SLOS710-FEBRUARY 2011

www.ti.com

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.



ORDERING INFORMATION⁽¹⁾

TEMPERATURE	PACKAGE ⁽²⁾	ORDERABLE PART NUMBER	TOP-SIDE MARKING
–55°C to 125°C T _{case}	20-pin FK	5962-9088203V2A	5962-9088203V2A TLC2201AMFKBQMLV

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

(2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.



SLOS710-FEBRUARY 2011

EQUIVALENT SCHEMATIC



ACTUAL DEVICE COMPONENT COUNT						
COMPONENT	TLC2201					
Transistors	17					
Resistors	2					
Diodes	1					
Capacitors	1					

SLOS710-FEBRUARY 2011

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Over operating free-air temperature range (unless otherwise noted).

		VALUE	UNIT
V _{DD}	Supply voltage ⁽²⁾ , V _{DD-} to V _{DD+}	-8 to 8	V
V _{ID}	Differential input voltage ⁽³⁾	±16	V
VI	Input voltage (any input)	±8	V
l _l	Input current (each input)	±5	mA
I _O	Output current (each output)	±50	mA
	Duration of short-circuit current at (or below) 25°C ⁽⁴⁾	Unlimited	
	Continuous total power dissipation	See Dissipation Ratings	Table
T _C	Operating case temperature	-55 to 125	°C
T _{stg}	Storage temperature	-65 to 150	°C
	Case temperature for 60 seconds	260	°C

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values except differential voltages are with respect to the midpoint between VDP+ and VDP-.

(3) Differential voltages are at IN+ with respect to IN-.

(4) The output may be shorted to either supply. Temperature and/or supply voltages must be limited to ensure that the maximum dissipation rating in not exceeded.

THERMAL RESISTANCE FOR FK PACKAGE⁽¹⁾⁽²⁾

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$R_{\theta JC}$	Junction-to-case thermal resistance	MIL-STD-883 test method 1012			16	°C/W

(1) Maximum power dissipation is a function of T_J (max), θ_{JC} and T_C . The maximum allowable power dissipation at any allowable case temperature is PD = (T_J (max) - T_C)/ θ_{JC} . Operating at the absolute maximum T_J of 150°C can affect reliability.

(2) The package thermal impedance is calculated in accordance with MIL-STD-883.

RECOMMENDED OPERATING CONDITIONS

		MIN	MAX	UNIT
V _{DD±}	Supply voltage	±2.3	±8	V
V _{IC}	Common-mode input voltage	V _{DD-}	V _{DD+} -2.3	V
T _C	Operating case temperature	-55	125	°C



SLOS710-FEBRUARY 2011

www.ti.com

ELECTRICAL CHARACTERISTICS

over operating free-air temperature range, $V_{DD} = 5 V$ (unless otherwise noted)

_	PARAMETER	TEST CONDITIONS T _A ⁽¹⁾		MIN	TYP	MAX	UNIT	
			25°C		80	200		
V _{IO}	Input offset voltage		Full range			400	μv	
α _{VIO}	Temperature coefficient of input offset voltage		Full range		0.5		µV/°C	
	Input offset voltage long-term drift ⁽²⁾	$V_{IC} = 0,$ $R_S = 50 \Omega$	25°C		0.001		µV/mo	
l	Input offect current		25°C		0.5		۳Å	
٥ŀ			Full range			500	рд	
lun.	Input bias current		25°C		1		nA	
ıв			Full range			500	рд	
V _{ICR}	Common-mode input voltage range	R _S = 50 Ω	Full range	0 to 2.7			V	
Varia	Maximum high-level output	$R_{\rm c} = 10 k_{\rm c}$	25°C	4.7	4.8		V	
⊻он	voltage		Full range	4.7			v	
V	Maximum low-level output	$L_{z} = 0$	25°C		0	50	m\/	
VOL €	voltage	1 ₀ = 0	Full range			50	mv	
		$V_{O} = 1 V \text{ to } 4 V,$	25°C	150	315		V/mV	
A _{VD}	Large-signal differential voltage amplification	$R_L = 500 \text{ k}\Omega$	Full range	75				
		$V_{O} = 1 V \text{ to } 4 V,$	25°C	25	55			
		$R_L = 10 \ k\Omega$	Full range	10				
		$V_{IC} = V_{ICR}min,$	25°C	90	110			
CMRR	Common-mode rejection ratio	$V_{O} = 0,$ $R_{S} = 50 \Omega$	Full range	85			dB	
kovo	Supply voltage rejection ratio	$V_{PP} = 4.6 V \text{ to } 16 V$	25°C	90	110		dB	
"SVR	$(\Delta V_{DD\pm}/\Delta V_{IO})$		Full range	85			ub	
laa	Supply current	V _O = 2.5 V,	25°C		1.1	1.5	mΑ	
סטי		No load	Full range			1.5	110 (
00		$V_0 = 0.5 V \text{ to } 2.5 V$,	25°C	1.8	2.5			
SR	Siew rate at unity gain	$R_L = 10 \text{ k}\Omega$ $C_L = 100 \text{ pF}$	Full range	1.1			v/µs	
V	Equivalent input poise voltage	f = 10 Hz	25°C		18		n\//√Hz	
۷n		f = 1 kHz	25°C		8			
V.	Peak-to-peak equivalent input	f = 0.1 to 1 Hz	25°C		0.5		цV	
v n(pp)	noise voltage	f = 0.1 to 10 Hz	25°C		0.7		μv	
I _n	Equivalent input noise current		25°C		0.6		fA/√Hz	
	Gain-bandwidth product	$ f = 10 \text{ kHz}, \\ RL = 10 \text{ k}\Omega, \\ CL = 100 \text{ pF} $	25°C		1.8		MHz	
φ _m	Phase margin at unity gain		25°C		45°			

Full range is -55°C to 125°C.
Typical values are based on the input offset voltage shift observable through 168 hours of operating life test at T_A = 150°C extrapolated to T_A = 25°C using the Arrhenius equation and assuming an activation energy of 0.96 eV.

SLOS710-FEBRUARY 2011

ELECTRICAL CHARACTERISTICS

over operating free-air temperature range, $V_{DD} = \pm 5 \text{ V}$ (unless otherwise noted)

	PARAMETER	AMETER TEST CONDITIONS T _A ⁽¹⁾		MIN	TYP	MAX	UNIT	
	longet offerst velteres		25°C		80	200		
v _{IO}	input onset voltage		Full range			400	μv	
α _{VIO}	Temperature coefficient of input offset voltage		Full range		0.5		µV/°C	
	Input offset voltage long-term drift ⁽²⁾	$V_{IC} = 0,$ $R_S = 50 \Omega$	25°C		0.001		µV/mo	
	Innut offect ourrent		25°C		0.5		n A	
IO	input onset current		Full range			500	рА	
	Input bias current		25°C		1		n۸	
ΊΒ	input bias current		Full range			500	рА	
V _{ICR}	Common-mode input voltage range	R _S = 50 Ω	Full range	-5 to 2.7			V	
Vari	Maximum positive peak output		25°C	4.7	4.8		V	
VOM+	voltage swing	$= R_{1} = 10 kO$	Full range	4.7			v	
V	Maximum negative peak output		25°C	-4.7	-4.9		V	
VOM-	voltage swing		Full range	-4.7				
		$V_{O} = \pm 4 V$,	25°C	400	560		V/mV	
A _{VD} Large-signal dia amplification	Large-signal differential voltage	$R_L = 500 \text{ k}\Omega$	Full range	200				
	amplification	$V_{O} = \pm 4 V,$	25°C	90	100			
		$R_L = 10 k\Omega$	Full range	45				
		$V_{IC} = V_{ICR}min,$	25°C	90	115			
CMRR	Common-mode rejection ratio	$V_{O} = 0,$ $R_{S} = 50 \Omega$	Full range	85			dB	
Kovo	Supply voltage rejection ratio	$V_{pp} = +2.3 V to +8 V$	25°C	90	110		dB	
"SVR	$(\Delta V_{DD\pm}/\Delta V_{IO})$		Full range	85			uВ	
	Supply current	$V_{\rm O} = 0 \rm V,$	25°C		1.1	1.5	mΑ	
סטי		No load	Full range			1.5	ША	
0 D		$V_{O} = \pm 2.3 V,$	25°C	2	2.7			
SR	Slew rate at unity gain	$R_{L} = 10 \text{ k}\Omega$ $C_{L} = 100 \text{ pF}$	Full range	1.3			V/µs	
V	Equivalant input poice voltage	f = 10 Hz	25°C		18		$n \sqrt{\sqrt{Hz}}$	
۷n	Equivalent input noise voitage	f = 1 kHz	25°C		8			
V	Peak-to-peak equivalent input	f = 0.1 to 1 Hz	25°C		0.5		u\/	
v n(pp)	noise voltage	f = 0.1 to 10 Hz	25°C		0.7		μv	
l _n	Equivalent input noise current		25°C		0.6		fA/√Hz	
	Gain-bandwidth product	$ f = 10 \text{ kHz}, \\ \text{RL} = 10 \text{ k}\Omega, \\ \text{CL} = 100 \text{ pF} $	25°C		1.9		MHz	
φ _m	Phase margin at unity gain	$ \begin{array}{l} R_{L} = 10 \; k\Omega, \\ C_{L} = 100 \; pF \end{array} $	25°C		48°			

Full range is -55°C to 125°C.
Typical values are based on the input offset voltage shift observable through 168 hours of operating life test at T_A = 150°C extrapolated to T_A = 25°C using the Arrhenius equation and assuming an activation energy of 0.96 eV.

SLOS710-FEBRUARY 2011

PARAMETER MEASUREMENT INFORMATION





Figure 1. Noise-Voltage Test Circuit



NOTE A: CL includes fixture capacitance.

Figure 2. Phase-Margin Test Circuit



NOTE A: CL includes fixture capacitance.

Figure 3. Slew-Rate Test Circuit



TYPICAL VALUES

Typical values presented in this data sheet represent the median (50% point) of device parametric performance.

INPUT BIAS AND OFFSET CURRENT

At the picoamp bias current level of the TLC2201 accurate measurement of the bias current becomes difficult. Not only does this measurement require a picoammeter, but test socket leakages can easily exceed the actual device bias currents. To measure these small currents, Texas Instruments uses a two-step process. The socket leakage is measured using picoammeters with bias voltages applied but with no device in the socket. The device is then inserted in the socket, and a second test measuring both the socket leakage and the device input bias current is performed. The two measurements are then subtracted algebraically to determine the bias current of the device.

NOISE

Texas Instruments offers automated production noise testing to meet individual application requirements. Noise voltage at f = 10 Hz and f = 1 kHz is sample tested on every TLC2201. For other noise requirements, please contact the factory.

TEXAS INSTRUMENTS

www.ti.com

SLOS710-FEBRUARY 2011

TYPICAL CHARACTERISTICS

Table of Graphs

			FIGURE
V _{IO}	Input offset voltage	Distribution	Figure 5
	Input high ourrest	vs Common-mode input voltage	Figure 6
IB	Input bias current	vs Free-air temperature	Figure 7
		vs Output curre	Figure 8
VOM	Maximum peak output voitage	vs Free-air temperature	Figure 9
V _{O(PP)}	Maximum peak-to-peak output voltage	vs Frequency	Figure 10
		vs Frequency	Figure 11
V _{OH}	High-level output voltage	vs High-level output current	Figure 12
		vs Free-air temperature	Figure 13
V		vs Low-level output current	Figure 14
VOL	Low-level output voltage	vs Free-air temperature	Figure 15
^	Large signal differential voltage emplification	vs Frequency	Figure 16
AVD	Large-signal differential voltage amplification	vs Free-air temperature	Figure 17
	Chart aircuit autrut aurrant	vs Supply voltage	Figure 18
IOS	Shon-circuit output current	vs Free-air temperature	Figure 19
CMRR	Common-mode rejection ratio	vs Frequency	Figure 20
	Supply ourrent	vs Supply voltage	Figure 21
DD	Supply current	vs Free-air temperature	Figure 22
		Small signal	Figure 23
	Dulas regresso	Sman signar	Figure 24
	Puise response		Figure 25
			Figure 26
CD.	Slow rota	vs Supply voltage	Figure 27
SK	Siew Tale	vs Free-air temperature	Figure 28
	Naine voltage (referred to input)	0.1 Hz to 1 Hz	Figure 29
	Noise voltage (referred to input)	0.1 Hz to 10 Hz	Figure 30
	Cain handwidth product	vs Supply voltage	Figure 31
		vs Free-air temperature	Figure 32
~	Dhase marain	vs Supply voltage	Figure 33
Ψm	Phase margin	vs Free-air temperature	Figure 34
	Phase shift	vs Frequency	Figure 16



TLC2201-SP

SLOS710-FEBRUARY 2011

TYPICAL CHARACTERISTICS INPUT BIAS CURRENT vs INPUT OFFSET VOLTAGE DISTRIBUTION **COMMON-MODE INPUT VOLTAGE** 20 10 V_{DD±} = ±5 V 408 Units Tested From 2 Wafer Lots 8 T_A = 25°C V_DD \pm = \pm 5 V $T_A = 25^{\circ}C$ P Package 6 16 l_{IB} - Input Bias Current - pA Percentage of Units - % 4 12 2 0 8 -2 -4 4 -6 -8 -10 0 -2 0 1 2 3 300 -5 -4 -3 -1 4 5 -500 -100 100 500 -300 V_{IO} - Input Offset Voltage - μV VIC - Common-Mode Input Voltage - V Figure 5. Figure 6. **INPUT BIAS CURRENT**⁽¹⁾ MAXIMUM PEAK OUTPUT VOLTAGE vs vs FREE-AIR TEMPERATURE **OUTPUT CURRENT** 300 5 $V_{DD\pm} = \pm 5 V$ $V_{DD\pm}$ = ±5 V |V_{OM}| - Maximum Peak Output voltage - V T_A = 25°C V_O = 0 VOM+ $V_{IC} = 0$ 250 4 l_{IB} - Input Bias Current - pA V_{OM-} 200 3 150 2 100 50 0 0 25 45 65 85 105 125 0 2 4 6 8 10 IIO - Output Current - mA T_A - Free-Air Temperature - °C Figure 7. Figure 8.

(1) Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.



Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices. (2)





SLOS710-FEBRUARY 2011



Texas **NSTRUMENTS**

www.ti.com





SLOS710-FEBRUARY 2011







SLOS710-FEBRUARY 2011



Figure 32.

SLOS710-FEBRUARY 2011





APPLICATION INFORMATION

LATCH-UP AVOIDANCE

Because CMOS devices are susceptible to latch-up due to their inherent parasitic thyristors, the TLC2201 inputs and outputs are designed to withstand -100-mA surge currents without sustaining latch-up; however, techniques reducing the chance of latch-up should be used whenever possible. Internal protection diodes should not be forward biased in normal operation. Applied input and output voltages should not exceed the supply voltage by more than 300 mV. Care should be exercised when using capacitive coupling on pulse generators. Supply transients should be shunted by the use of decoupling capacitors (0.1 μ F typical) located across the supply rails as close to the device as possible.

ELECTROSTATIC DISCHARGE PROTECTION

These devices use internal ESD-protection circuits that prevent functional failures at voltages at or below 2000 V. Care should be exercised in handling these devices as exposure to ESD may result in degradation of the device parametric performance.

MACROMODEL INFORMATION

Macromodel information provided was derived using Microsim Parts^M, the model generation software used with Microsim PSpice^M. The Boyle macromodel⁽³⁾ and subcircuit in Figure 35 were generated using the TLC2201 typical electrical and operating characteristics at 25°C. Using this information, output simulations of the following key parameters can be generated to a tolerance of 20% (in most cases):

- Maximum positive output voltage swing
- Maximum negative output voltage swing
- Slew rate
- Quiescent power dissipation
- Input bias current
- Open-loop voltage amplification
- Unity-gain frequency
- Common-mode rejection ratio
- Phase margin
- DC output resistance
- AC output resistance
- Short-circuit output current limit

(3) G. R. Boyle, B. M. Cohn, D. O. Pederson, and J. E. Solomon, "Macromodeling of Integrated Circuit Operational Amplifiers", IEEE Journal of Solid-State Circuits, SC-9, 353 (1974).





Figure 35. Boyle Macromodel and Subcircuit



25-Oct-2016

PACKAGING INFORMATION

Orderable Device Status	Package Type	Package Drawing	Pins Pa	ackage Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
5962-9088203V2A ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 9088203V2A TLC2201 AMFKBQMLV	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

25-Oct-2016

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TLC2201-SP :

Catalog: TLC2201

Military: TLC2201M

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product

• Military - QML certified for Military and Defense Applications

LEADLESS CERAMIC CHIP CARRIER

FK (S-CQCC-N**) 28 TERMINAL SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. This package can be hermetically sealed with a metal lid.

D. Falls within JEDEC MS-004



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconn	ectivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2016, Texas Instruments Incorporated