- Voltage-Controlled Oscillator (VCO)
  - Ring Oscillator Using Only One External Biasing Resistor (R<sub>BIAS</sub>)
- Recommended Lock Frequency
  - 100 MHz to 130 MHz
  - $(V_{DD} = 3.3 \text{ V} + 5\%, T_{A} = -20^{\circ}\text{C to } 75^{\circ}\text{C})$
- Phase-Frequency Detector (PFD)
   Includes a High-Speed Edge-Triggered
   Detector With Internal Charge Pump
- Independent VCO, PFD Power-Down Mode
- Thin Small-Outline Package (14 Terminal)
- Compatible Pin Assignment to TLC2932, TLC2933

#### **PW PACKAGE** (TOP VIEW) LOGIC V<sub>DD</sub> □ 14 SELECT \_\_\_ 2 $\square$ R<sub>BIAS</sub> 13 VCO OUT \_\_\_ V<sub>CO IN</sub> 12 ☐ VCO GND FIN-A 11 FIN-B □ 5 10 ☐ VCO INHIBIT PFD OUT □ 6 9 □ PFD INHIBIT 8 TEST LOGIC GND I


# description

The TLC2934, a mixed signal IC designed for phase-locked-loop (PLL) systems, is composed of a voltage-controlled oscillator (VCO) and an edge-triggered-type phase frequency detector (PFD).

The internal VCO is based on the TLC2932 and TLC2933s ring oscillator. It oscillates in wider frequency with lower supply voltage, and it has stable oscillating performance. The oscillation function, provided by only one external resistor connection, supplies bias to the VCI internal circuit. Oscillator range is covered from 10 MHz to 130 MHz with a 3.3-V supply voltage. The VCO has an inhibit function to stop oscillation and for the power-down mode.

The internal PFD, a high-speed rising edge triggered type, has an internal charge pump with a high-impedance output buffer. The PFD detects phase difference between the reference frequency input and the signal frequency input from the VCO output through an external counter device. This functions the same as TLC2932 and TLC2933. The PFD also has the inhibit function for stop phase comparison and for power-down mode.

#### block diagram





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



# **Terminal Functions**

TERMINAL			DESCRIPTION			
NAME	NO.	1/0	DESCRIPTION			
FIN-A, FIN-B	4 5	I	Frequency signal inputs for PFD. The reference frequency signal (f <sub>REF-IN</sub> ) and the VCO output signal through the external counter device are applied to these terminals. When the LPF design is the lag-lead filter (passive filter and noninverting), f <sub>(REF-IN)</sub> is input to FIN-A, and the VCO output signal is to FIN-B.			
LOGIC GND	7		GND terminal for the internal logic circuit			
LOGIC V <sub>DD</sub>	1		Power supply terminal for the internal logic circuit. This power supply terminal separates from VCO $V_{DD}$ to reduce cross-coupling between supplies.			
PFD INHIBIT	9	1	PFD INHIBIT (power-down) control signal input terminal			
PFD OUT	6	0	PFD output terminal. When PFD INHIBIT is high, PFD OUT is in the high-impedance state.			
RBIAS	13	I	Bias resistor (R <sub>BIAS</sub> ) terminal. Connect a resistor between VCO GND and this terminal to supply bias to internal VCO circuit. TLC2934 bias resistor connection is different from TLC2932 and TLC2933, where bias resistor R <sub>BIAS</sub> is connected to VCO V <sub>DD</sub> .			
SELECT	2	ı	1/2 divider select terminal. L=through output, H=1/2 output.			
TEST	8		Test terminal. Use for production test. Tie to GND when in normal use.			
VCO GND	11		GND terminal for internal VCO			
VCO OUT	3	0	VCO output terminal. When VCO INHIBIT = high, VCO OUT is low.			
VCO INHIBIT	10	- 1	VCO INHIBIT (power-down) control signal input terminal			
VCO IN	12	Ī	VCO control voltage input terminal. Normally, The external LPF is connected to this terminal.			
VCO V <sub>DD</sub>	14		Power supply terminal for the internal VCO circuit. This power supply terminal should be separate from LOGIC $V_{\mbox{DD}}$ to reduce cross-coupling between supplies.			

# absolute maximum ratings over operating free-air temperature (unless otherwise noted)†

Supply voltage (each supply), V <sub>DD</sub> (see Note 1)	
Input voltage range (each input), V <sub>I</sub> (see Note 1)	
Input current (each input), I <sub>I</sub>	±20 mA
Output current (each output), IO	±20 mA
Continuous total power dissipation at (or below) T <sub>A</sub> = 25°C (see Note 2), P <sub>D</sub>	700 mW
Operating free-air temperature range. T <sub>A</sub>	–20°C to 75°C
Storage temperature range, T <sub>stq</sub>	–65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values are with respect to network ground terminal.
  - 2. For operation above 25°C free-air temperature, derate linearly at the rate of 5.6 mW/°C



# recommended operating conditions

		MIN	TYP	MAX	UNIT
Supply voltage (each supply, V <sub>DD</sub> (	see Notes 3 and 4)	3.15	3.3	3.45	V
Input voltage (each input except for	VCO IN, VI	0		$V_{DD}$	V
Output current (each output), IO		0		±2	mA
VCO control voltage, V <sub>CO IN</sub>		0.5		$V_{DD}$	V
	$R_{BIAS} = 1 k\Omega$	36		130	MHz
Look fraguancy (through output)	$R_{BIAS} = 1.8 \text{ k}\Omega$	28		90	
Lock frequency (through output)	$R_{BIAS} = 2.4 \text{ k}\Omega$	26		80	
	RBIAS = $2.4 \text{ k}\Omega$ 26       80         RBIAS = $3.3 \text{ k}\Omega$ 20       60         RBIAS = $1 \text{ k}\Omega$ 18       65       MH				
	$R_{BIAS} = 1 k\Omega$	18		65	MHz
Lock frequency (1/2 output)	$R_{BIAS} = 1.8 \text{ k}\Omega$	14		45	
Lock frequency (1/2 output)	$R_{BIAS} = 2.4 \text{ k}\Omega$	13		40	
	$R_{BIAS} = 3.3 \text{ k}\Omega$	10		30	
Bias resistor, R <sub>BIAS</sub>		1.0		3.3	ΚΩ
Operating temperature range, T <sub>A</sub>		-20		75	°C
V <sub>CO IN</sub> voltage at VCO INHIBIT↓, V <sub>(CINH)</sub> (see Note 5)			0	0.5	V

NOTES: 3. It is recommended that the logic supply terminal (LOGIC V<sub>DD</sub>) and the VCO supply terminal (VCO V<sub>DD</sub>) be at the same voltage and separated from each other.

- 4. A bypass capacitor is placed as close as possible to each supply terminal.
- $5. \ \ \text{For stable restart of VCO, VCOIN} \ \text{is 0 V when VCO INHIBIT is pulled down to GND level to disable the VCO INHIBIT function. And } \\$ also, VCO IN should be 0 V when the operation will be started by supplying the power.

# electrical characteristics over recommended operating free-air temperature range, V<sub>DD</sub>=3.3 V (unless otherwise noted)

#### VCO

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Vон	High-level output voltage	I <sub>OH</sub> = -2 mA	3.1			V
VOL	Low-level output voltage	I <sub>OL</sub> = 2 mA			0.2	V
VIH	High-level input voltage	Logic signal input	2.3			V
V <sub>IL</sub>	Low-level input voltage	Logic signal input			1.0	V
lį	Input current at TEST, VCO INHIBIT	$V_I = V_{DD}$ or GND			±1	μΑ
Z <sub>V</sub> (CO IN)	Input impedance at V <sub>COIN</sub>	$V_{COIN} = 1/2 V_{DD}$		10		MΩ
IDD(INH)	VCO supply current (inhibit)	See Note 6		0.01	1	μΑ
I <sub>DD(VCO)</sub>	VCO supply current	See Note 7		10	15	mA

NOTES: 6. Current into VCO V<sub>DD</sub>, when VCO INHIBIT = V<sub>DD</sub>, PFD is inhibited.

7. Current into VCO V<sub>DD</sub>, when V<sub>COIN</sub> = 1/2 V<sub>DD</sub>, R<sub>BIAS</sub> = 1 k $\Omega$ , VCO INHIBIT = GND, PFD is inhibited.



# SLAS306 - NOVEMBER 2000

# electrical characteristics over recommended operating free-air temperature range, $V_{DD}$ =3.3 V (unless otherwise noted) (continued)

# VCO

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VOH	High-level output voltage	$I_{OH} = -2 \text{ mA}$	3.1			V
VOL	Low-level output voltage	I <sub>OL</sub> = 2 mA			0.2	V
IOZ	High-impedance state output current	PFD INHIBIT = high, V <sub>O</sub> = V <sub>DD</sub> or GND			±1	μА
VIH	High-level input voltage at FIN-A,B		2.3			V
VIL	Low-level input voltage at FIN-A,B				1.0	V
V <sub>(TO)</sub>	Positive input threshold voltage at PFD INHIBIT		1.0	1.65	2.3	V
Cl	Input capacitance at FIN-A,B			5		pF
Z <sub>(IN)</sub>	Input impedance at FIN-A,B			10		ΜΩ
I <sub>DD(PFD)</sub>	PFD supply current	See Note 8		1.5	6.0	mA

NOTE 8: Current into LOGIC  $V_{DD}$ , when FIN-A, FIN-B=50 MHz ( $V_{I(pp)}$  = 3.3V, rectangular wave), Test=GND, no load, and VCO OUT is inhibited.

# VCO

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f(OSC)	Operating oscillation frequency	$R_{BIAS} = 1 k\Omega$	67	90	113	MHz
t(STB)	Time to stable oscillation	See Note 9		0.7	10	μs
t <sub>r</sub>	Rise time	C <sub>L</sub> = 15 pF, See Figure 3		1.7	5	ns
tf	Fall time	C <sub>L</sub> = 15 pF, See Figure 3		1.1	4	ns
f(duty)	Duty cycle at VCO OUT	$R_{BIAS} = 1.0 \text{ k}\Omega$ , $V_{CO IN} = 1/2 V_{DD}$	45%	50%	55%	
	Temperature coefficient of oscillation frequency	R <sub>BIAS</sub> =1.0kΩ, $V_{CO\ IN}$ = 1/2 $V_{DD}$ , $T_A$ = -20°C to 75°C		0.03		%/°C
	Supply voltage coefficient of oscillation frequency	R <sub>BIAS</sub> = 1 kΩ, V <sub>CO IN</sub> = 1.65 V, V <sub>DD</sub> = 3.15 V to 3.45 V		0.02		%/mV
	Jitter absolute	$R_{BIAS} = 1 k\Omega$ , $V_{CO IN} = 1/2 V_{DD}$		50		ps

NOTE 9: Current into VCO  $V_{DD}$ , when VCO INHIBIT =  $V_{DD}$ , PFD is inhibited.

# PFD AC

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
fMAX	Maximum operating frequency		50			MHz
tPLZ	PFD output disable time from low level	See Figures 4 and 5 and Table 6		15.3	40	ns
tPHZ	PFD output disable time from high level			15.5	40	ns
tPZL	PFD output enable time from low level			2.4	10	ns
tPZH	PFD output enable time from high level			2.5	10	ns
t <sub>r</sub>	Rise time	C <sub>L</sub> =15 pF (see Figure 3)		1.2	5	ns
t <sub>f</sub>	Fall time	C <sub>L</sub> =15 pF (see Figure 3)		0.7	5	ns



#### PARAMETER MEASUREMENT INFORMATION





Figure 1. VCO Output Voltage Waveform



(see Figure 3 and PFD Output Test Conditions Table)

† FIN-A and FIN-B are for reference phase only, not for timing.

Figure 2. PFD Output Voltage Waveform








Figure 3. PFD Output Test Condition

#### TYPICAL CHARACTERISTICS










# PW (R-PDSO-G\*\*)

# 14 PINS SHOWN

#### PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated