#### TLC540I, TLC541I 8-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL AND 11 INPUTS SLAS065B – OCTOBER 1983 – REVISED JUNE 2001

- 8-Bit Resolution A/D Converter
- Microprocessor Peripheral or Stand-Alone Operation
- On-Chip 12-Channel Analog Multiplexer
- Built-In Self-Test Mode
- Software-Controllable Sample and Hold
- Total Unadjusted Error . . . ±0.5 LSB Max
- TLC541 Is Direct Replacement for Motorola MC145040 and National Semiconductor ADC0811. TLC540 Is Capable of Higher Speed
- Pinout and Control Signals Compatible With TLC1540 Family of 10-Bit A/D Converters
- CMOS Technology

PARAMETER	TLC540	TLC541
Channel Acquisition Sample Time Conversion Time (Max)	2 μs 9 μs	3.6 μs 17 μs
Samples per Second (Max)	9 μs 75 x 10 <sup>3</sup>	40 x 10 <sup>3</sup>
Power Dissipation (Max)	12.5 mW	12.5 mW

#### description

The TLC540 and TLC541 are CMOS A/D converters built around an 8-bit switchedcapacitor successive-approximation A/D converters. They are designed for serial interface to a microprocessor or peripheral via a 3-state output with up to four control inputs, including independent SYSTEM CLOCK, I/O CLOCK, chip select ( $\overline{CS}$ ), and ADDRESS INPUT. A 4-MHz system clock for the TLC540 and a 2.1-MHz system clock for the TLC541 with a design that

includes simultaneous read/write operation allow high-speed data transfers and sample rates of up to 75,180samples per second for the TLC540 and 40,000 samples per second for the TLC541. In addition to the high-speed converter and versatile control logic, there is an on-chip 12-channel analog multiplexer that can be used to sample any one of 11 inputs or an internal self-test voltage, and a sample-and-hold that can operate automatically or under microprocessor control.

AVAILABLE OF HONS										
	PACKAGE									
TA	SO PLASTIC DIP (DW)	PLASTIC DIP (N)	CHIP CARRIER (FN)							
-40°C to 85°C	 TLC541IDW	TLC540IN TLC541IN	TLC540IFN TLC541IFN							
-55°C to 125°C	_	TLC541MN	_							


AVAILABLE OPTIONS



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.






SLAS065B - OCTOBER 1983 - REVISED JUNE 2001

#### description (continued)


The converters incorporated in the TLC540 and TLC541 feature differential high-impedance reference inputs that facilitate ratiometric conversion, scaling, and analog circuitry isolation from logic and supply noises. A switched-capacitor design allows low-error (±0.5 LSB) conversion in 9 µs for the TLC540 and 17 µs for the TLC541 over the full operating temperature range.

The TLC540I and TLC541I are characterized for operation from -40°C to 85°C. The TLC541M is characterized for operation from -55°C to 125°C.

#### functional block diagram




#### typical equivalent inputs





SLAS065B - OCTOBER 1983 - REVISED JUNE 2001

#### operating sequence



- NOTES: A. The conversion cycle, which requires 36 system clock periods, is initiated on the 8th falling edge of I/O CLOCK after CS goes low for the channel whose address exists in memory at that time. If CS is kept low during conversion, I/O CLOCK must remain low for at least 36 system clock cycles to allow conversion to be completed.
  - B. The most significant bit (MSB) will automatically be placed on the DATA OUT bus after  $\overline{CS}$  is brought low. The remaining seven bits (A6–A0) will be clocked out on the <u>first</u> seven I/O CLOCK falling edges.
  - C. To minimize errors caused by noise at  $\overline{CS}$ , the internal circuitry waits for three system clock cycles (or less) after a chip select falling edge is detected before responding to control input signals. Therefore, no attempt should be made to clock-in address data until the minimum chip-select setup time has elapsed.

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage, V <sub>CC</sub> (see Note 1)	
Input voltage range, V <sub>I</sub> (any input)	
Output voltage range, V <sub>O</sub>	-0.3 V to V <sub>CC</sub> +0.3 V
Peak input current range (any input)	±10 mA
Peak total input current (all inputs)	±30 mA
Operating free-air temperature range, T <sub>A</sub> : TLC540I, TLC541I	−40°C to 85°C
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C
Case temperature for 10 seconds: FN package	260°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: DW or N package .	260°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to digital ground with REF- and GND wired together (unless otherwise noted).



SLAS065B - OCTOBER 1983 - REVISED JUNE 2001

#### recommended operating conditions

				TLC540					
			MIN	MIN NOM MAX MIN NOM					UNIT
Supply voltage, V <sub>CC</sub>	4.75	5	5.5	4.75	5	5.5	V		
Positive reference voltage	, V <sub>ref+</sub> (see	Note 2)	2.5	VCC	V <sub>CC</sub> +0.1	2.5	VCC	V <sub>CC</sub> +0.1	V
Negative reference voltage	e, V <sub>ref–</sub> (se	e Note 2)	-0.1	0	2.5	- 0.1	0	2.5	V
Differential reference volta	ge, V <sub>ref+</sub> –	V <sub>ref-</sub> (see Note 2)	1	VCC	V <sub>CC</sub> +0.2	1	VCC	V <sub>CC</sub> +0.2	V
Analog input voltage (see	Note 2)		0		VCC	0		Vcc	V
High-level control input vol	tage, VIH		2			2			V
Low-level control input vol	tage, V <sub>IL</sub>				0.8			0.8	V
Setup time, address bits a <sup>t</sup> su(A)	200			400			ns		
Hold time, address bits aft	er I/O CLO	CK↑, t <sub>h(A)</sub>	0			0			ns
Setup time, CS low before (see Note 3)	3			3			System clock cycles		
CS high during conversion		36			36			System clock cycles	
I/O CLOCK frequency, fclo	ock(I/O)		0		2.048	0		1.1	MHz
Pulse duration, SYSTEM	CLOCK free	uency, f <sub>clock</sub> (SYS)	fclock(I/O)		4	fclock(I/O)	)	2.1	MHz
Pulse duration, SYSTEM	CLOCK hig	<sup>h, t</sup> wH(SYS)	110			210			MHz
Pulse duration, SYSTEM	CLOCK low	<sup>, t</sup> wL(SYS)	100			190			MHz
Pulse duration, I/O clock h	igh, t <sub>wH(I/C</sub>	D)	200			404			ns
Pulse duration, I/O clock lo	ow, twL(I/O)		200			404			ns
	System	f <sub>clock</sub> (SYS) ≤ 1048 kHz			30			30	
Clock transition time	System	f <sub>clock</sub> (SYS) > 1048 kHz			20			20	
(see Note 4)	1/0	f <sub>clock(I/O)</sub> ≤ 525 kHz			100			100	ns
	1/0	f <sub>clock(I/O)</sub> > 525 kHz			40			40	
Operating free-air tempera	ture, TA	TLC540I, TLC541I	-40		85	-40		85	°C

NOTES: 2. Analog input voltages greater than that applied to REF + convert as all 1s (1111111), while input voltages less than that applied to REF– convert as all 0s (00000000). For proper operation, REF+ voltage must be at least 1 V higher than REF– voltage. Also, the total unadjusted error may increase as this differential reference voltage falls below 4.75 V.

3. To minimize errors caused by noise at CS, the internal circuitry waits for three SYSTEM CLOCK cycles (or less) after a chip select falling edge is detected before responding to control input signals. Therefore, no attempt should be made to clock in an address until the minimum chip select setup time has elapsed.

4. This is the time required for the clock input signal to fall from V<sub>IL</sub> min to V<sub>IL</sub> max or to rise from V<sub>IL</sub> max to V<sub>IL</sub> min. In the vicinity of normal room temperature, the devices function with input clock transition time as slow as 2 μs for remote data acquisition applications where the sensor and the A/D converter are placed several feet away from the controlling microprocessor.



SLAS065B - OCTOBER 1983 - REVISED JUNE 2001

# electrical characteristics over recommended operating temperature range, $V_{CC} = V_{ref+} = 4.75$ V to 5.5 V, $f_{clock(I/O)} = 2.048$ MHz for TLC540 or $f_{clock(I/O)} = 1.1$ MHz for TLC541 (unless otherwise noted)

	PAF	RAMETER	TEST CC	NDITIONS	MIN	TYP†	MAX	UNIT		
VOH	High-level output vo	ltage, DATA OUT	V <sub>CC</sub> = 4.75 V,	l <sub>OH</sub> = 360 μA	2.4			V		
VOL	Low-level output vol	tage	V <sub>CC</sub> = 4.75 V,	l <sub>OL</sub> = 1.6 mA			0.4	V		
107	Off state (high impo	dance state) output current	$V_{O} = V_{CC},$	CS at V <sub>CC</sub>			10			
loz	Oli-state (high-impe	dance state) output current	$V_{O} = 0,$	CS at V <sub>CC</sub>			-10	μA		
IIН	High-level input curr	rent	VI =VCC			0.005	2.5	μA		
۱ <sub>IL</sub>	Low-level input curre	ent	$V_{I} = 0$			-0.005	-2.5	μA		
ICC	Operating supply cu	rrent	CS at 0 V			1.2	2.5	mA		
			Selected chan Unselected ch		0.4	1				
	Selected channel le	akage current	Selected chan Unselected ch		-0.4	-1	μA			
ICC + Iref	Supply and reference current		$V_{ref+} = V_{CC},$	CS at 0 V		1.3	3	mA		
C.		Analog inputs				7	55	nE		
Ci	Input capacitance	Control inputs				5	15	pF		

<sup>†</sup> All typical values are at  $T_A = 25^{\circ}C$ .



SLAS065B – OCTOBER 1983 – REVISED JUNE 2001

#### operating characteristics over recommended operating free-air temperature range, $V_{CC} = V_{ref+} - 4.75$ V to 5.5 V, $f_{clock(I/O)} = 2.048$ MHz for TLC540 or 1.1 MHz for TLC541, $f_{clock(SYS)} = 4$ MHz for TLC540 or 2.1 MHz for TLC541

	PARAMETER	TEST CONDITIONS	TLC	C540	TLC	UNIT	
	PARAMETER	TEST CONDITIONS	MIN	MAX	MIN	MAX	UNIT
EL	Linearity error	See Note 5		±0.5		±0.5	LSB
EZS	Zero-scale error	See Notes 2 and 6		±0.5		±0.5	LSB
E <sub>FS</sub>	Full-scale error	See Notes 2 and 6		±0.5		±0.5	LSB
	Total unadjusted error	See Note 7		±0.5		±0.5	LSB
	Self-test output code	Input A11 address = 1011, (see Note 8)	01111101 (125)	10000011 (131)	01111101 (125)	10000011 (131)	
t <sub>conv</sub>	Conversion time	See operating sequence		9		17	μs
	Total access and conversion time	See operating sequence		13.3		25	μs
<sup>t</sup> a	Channel acquisition time (sample cycle)	See operating sequence		4		4	I/O clock cylces
t <sub>V</sub>	Time output data remains valid after I/O CLOCK $\downarrow$		10		10		ns
t <sub>d</sub>	Delay time, I/O CLOCK↓ to data output valid			300		400	ns
t <sub>en</sub>	Output enable time	See Parameter		150		150	ns
<sup>t</sup> dis	Output disable time	Measurement Information		150		150	ns
<sup>t</sup> r(bus)	Data bus rise time	]		300		300	ns
<sup>t</sup> f(bus)	Data bus fall time	]		300		300	ns

NOTES: 2. Analog input voltages greater than that applied to REF+ convert to all 1s (1111111) while input voltages less than that applied to REF– convert to all 0s (00000000). For proper operation, REF+ voltage must be at least 1 V higher than REF– voltage. Also, the total unadjusted error may increase as this differential reference voltage falls below 4.75 V.

5. Linearity error is the maximum deviation from the best straight line through the A/D transfer characteristics.

6. Zero-scale error is the difference between 0000000 and the converted output for zero input voltage; full-scale error is the difference between 1111111 and the converted output for full-scale input voltage.


7. Total unadjusted error is the sum of linearity, zero-scale, and full-scale errors.

8. Both the input address and the output codes are expressed in positive logic.



SLAS065B - OCTOBER 1983 - REVISED JUNE 2001





NOTES: A.  $C_L = 50 \text{ pF}$  for TLC540 and 100 pF for TLC541.

- B.  $t_{en} = t_{PZH}$  or  $t_{PZL}$ ,  $t_{dis} = t_{PHZ}$  or  $t_{PLZ}$ .
- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.



SLAS065B - OCTOBER 1983 - REVISED JUNE 2001

#### **APPLICATION INFORMATION**

#### simplified analog input analysis

Using the equivalent circuit in Figure 1, the time required to charge the analog input capacitance from 0 to VS within 1/2 LSB can be derived as follows:

The capacitance charging voltage is given by

$$V_{C} = V_{S} \left( 1 - e^{-t_{C}/R_{t}C_{i}} \right)$$
(1)

where

 $R_t = R_s + r_i$ 

The final voltage to 1/2 LSB is given by

 $V_{C}$  (1/2 LSB) =  $V_{S}$  - ( $V_{S}$ /512) (2)

Equating equation 1 to equation 2 and solving for time t<sub>c</sub> gives

$$V_{S} - \left(V_{S}/512\right) = V_{S}\left(1 - e^{-t_{C}/R_{t}C_{i}}\right)$$
(3)


and

$$t_{c} (1/2 \text{ LSB}) = R_{t} \times C_{j} \times \ln(512)$$
(4)

Therefore, with the values given the time for the analog input signal to settle is

$$t_c (1/2 LSB) = (R_s + 1 k\Omega) \times 60 pF \times ln(512)$$
 (5)

This time must be less than the converter sample time shown in the timing diagrams.



- resolution of the converter.
- R<sub>S</sub> must be real at the input frequency.





#### **PRINCIPLES OF OPERATION**

The TLC540 and TLC541 are each complete data acquisition systems on a single chip. They include such functions as analog multiplexer, sample and hold, 8-bit A/D converter, data and control registers, and control logic. For flexibility and access speed, there are four control inputs [two clocks, chip select ( $\overline{CS}$ ), and address]. These control inputs and a TTL-compatible 3-state output are intended for serial communications with a microprocessor or microcomputer. With judicious interface timing, with TLC540 a conversion can be completed in 9 µs, while complete input-conversion-output cycles can be repeated every 13 µs. With TLC541 a conversion can be completed in 17 µs, while complete input-conversion-output cycles are repeated every 25 µs. Furthermore, this fast conversion can be executed on any of 11 inputs or its built-in self-test and in any order desired by the controlling processor.

The system and I/O clocks are normally used independently and do not require any special speed or phase relationships between them. This independence simplifies the hardware and software control tasks for the device. Once a clock signal within the specification range is applied to SYSTEM CLOCK, the control hardware and software need only be concerned with addressing the desired analog channel, reading the previous conversion result, and starting the conversion by using I/O CLOCK. SYSTEM CLOCK will drive the conversion crunching circuitry so that the control hardware and software need not be concerned with this task.

When  $\overline{CS}$  is high, DATA OUT is in a 3-state condition and ADDRESS INPUT and I/O CLOCK are disabled. This feature allows each of these terminals, with the exception of  $\overline{CS}$ , to share a control logic point with their counterpart terminals on additional A/D devices when additional TLC540/541 devices are used. In this way, the above feature serves to minimize the required control logic terminals when using multiple A/D devices.

The control sequence has been designed to minimize the time and effort required to initiate conversion and obtain the conversion result. A normal control sequence is:

- CS is brought low. To minimize errors caused by noise at CS, the internal circuitry waits for two rising edges and then a falling edge of SYSTEM CLOCK after a low CS transition, before the low transition is recognized. This technique is used to protect the device against noise when the device is used in a noisy environment. The MSB of the previous conversion result automatically appears on DATA OUT.
- 2. A new positive-logic multiplexer address is shifted in on the first four rising edges of I/O CLOCK. The MSB of the address is shifted in first. The negative edges of these four I/O clock pulses shift out the second, third, fourth, and fifth most significant bits of the previous conversion result. The on-chip sample and hold begins sampling the newly addressed analog input after the fourth falling edge. The sampling operation basically involves the charging of internal capacitors to the level of the analog input voltage.
- 3. Three clock cycles are then applied to I/O CLOCK and the sixth, seventh, and eighth conversion bits are shifted out on the negative edges of these clock cycles.
- 4. The final eighth clock cycle is applied to I/O CLOCK. The falling edge of this clock cycle completes the analog sampling process and initiates the hold function. Conversion is then performed during the next 36 system clock cycles. After this final I/O clock cycle,  $\overline{CS}$  must go high or the I/O CLOCK must remain low for at least 36 system clock cycles to allow for the conversion function.

 $\overline{CS}$  can be kept low during periods of multiple conversion. When keeping  $\overline{CS}$  low during periods of multiple conversion, special care must be exercised to prevent noise glitches on I/O CLOCK. If glitches occur on I/O CLOCK, the I/O sequence between the microprocessor/controller and the device loses synchronization. Also, if  $\overline{CS}$  is taken high, it must remain high until the end of the conversion. Otherwise, a valid falling edge of  $\overline{CS}$  causes a reset condition, which aborts the conversion in progress.

A new conversion can be started and the ongoing conversion simultaneously aborted by performing steps 1 through 4 before the 36 system clock cycles occur. Such action yields the conversion result of the previous conversion and not the ongoing conversion.



#### PRINCIPLES OF OPERATION

It is possible to connect SYSTEM CLOCK and I/O clock together in special situations in which controlling circuitry points must be minimized. In this case, the following special points must be considered in addition to the requirements of the normal control sequence previously described.

- 1. The first two clocks are required for this device to recognize  $\overline{CS}$  is at a valid low level when the common clock signal is used as an I/O CLOCK. When  $\overline{CS}$  is recognized by the device to be at a high level, the common clock signal is used for the conversion clock also.
- 2. A low CS must be recognized before the I/O CLOCK can shift in an analog channel address. The device recognizes a CS transition when the SYSTEM CLOCK terminal receives two positive edges and then a negative edge. For this reason, after a CS negative edge, the first two clock cycles do not shift in the address. Also, upon shifting in the address, CS must be raised after the eighth valid (10 total) I/O CLOCK. Otherwise, additional common clock cycles are recognized as I/O CLOCKS and will shift in an erroneous address.

For certain applications, such as strobing applications, it is necessary to start conversion at a specific point in time. This device accommodates these applications. Although the on-chip sample and hold begins sampling upon the negative edge of the fourth valid I/O clock cycle, the hold function is not initiated until the negative edge of the eighth valid I/O clock cycle. Thus, the control circuitry can leave the I/O clock signal in its high state during the eighth valid I/O clock cycle until the moment at which the analog signal must be converted. The TLC540/TLC541 continues sampling the analog input until the eighth falling edge of the I/O clock. The control circuitry or software then immediately lowers the I/O clock signal and holds the analog signal at the desired point in time and start conversion.

Detailed information on interfacing to most popular microprocessors is readily available from the factory.





13-Oct-2018

#### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TLC540IDW	LIFEBUY	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	TLC540I	
TLC540IDWR	LIFEBUY	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM		TLC540I	
TLC540IFN	LIFEBUY	PLCC	FN	20	46	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM		TLC540I	
TLC540IFNG3	LIFEBUY	PLCC	FN	20	46	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM		TLC540I	
TLC540IFNR	LIFEBUY	PLCC	FN	20	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM		TLC540I	
TLC540IN	LIFEBUY	PDIP	Ν	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type		TLC540IN	
TLC541IDW	LIFEBUY	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	TLC541I	
TLC541IDWR	LIFEBUY	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM		TLC541I	
TLC541IFN	LIFEBUY	PLCC	FN	20	46	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM		TLC541I	
TLC541IFNR	LIFEBUY	PLCC	FN	20	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM		TLC541I	
TLC541IN	LIFEBUY	PDIP	Ν	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type		TLC541IN	

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> **RoHS**: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.



13-Oct-2018

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

#### TAPE AND REEL INFORMATION





### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLC540IDWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
TLC541IDWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

26-Feb-2019



\*All dimensions are nominal


Device	ce Package Type Package Drawing		Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLC540IDWR	SOIC	DW	20	2000	350.0	350.0	43.0
TLC541IDWR	SOIC	DW	20	2000	350.0	350.0	43.0

### FN 20

# **GENERIC PACKAGE VIEW**

# PLCC - 4.57 mm max height

PLASTIC CHIP CARRIER



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.




# **FN0020A**



# **PACKAGE OUTLINE**

### PLCC - 4.57 mm max height

PLASTIC CHIP CARRIER



<sup>1.</sup> All linear dimensions are in inches. Any dimensions in brackets are in millimeters. Any dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

2. This drawing is subject to change without notice.




Dimension does not include mold protrusion. Maximum allowable mold protrusion .01 in [0.25 mm] per side.
 Reference JEDEC registration MS-018.

# FN0020A

# **EXAMPLE BOARD LAYOUT**

### PLCC - 4.57 mm max height

PLASTIC CHIP CARRIER



5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




# FN0020A

# **EXAMPLE STENCIL DESIGN**

### PLCC - 4.57 mm max height

PLASTIC CHIP CARRIER



NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

8. Board assembly site may have different recommendations for stencil design.



### N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.



# **DW0020A**



# **PACKAGE OUTLINE**

### SOIC - 2.65 mm max height

SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



# DW0020A

# **EXAMPLE BOARD LAYOUT**

### SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# DW0020A

# **EXAMPLE STENCIL DESIGN**

### SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated