



# 16-Channel, Constant-Current LED Driver with Switching Delay

Check for Samples: TLC59284

# FEATURES

www.ti.com

- 16-Channel, Constant-Current Sink Output with On and Off Control
- Constant-Current Sink Capability:
  - 35 mA ( $V_{CC}$  ≤ 3.6 V)
  - 45 mA (V<sub>cc</sub> > 3.6 V)
- LED Power-Supply Voltage: Up to 10 V
- V<sub>cc</sub>: 3 V to 5.5 V
- Constant-Current Accuracy:
  - Channel-to-Channel: ±1.4% (typ), ±3% (max)
  - Device-to-Device: ±2% (typ), ±4% (max)
- CMOS Logic Level I/O
- Data Transfer Rate: 35 MHz
- BLANK Pulse Width: 50 ns
- Switching Delay for Noise Reduction
- Operating Temperature: -40°C to +85°C

# APPLICATIONS

- Video Displays
- Message Boards

# DESCRIPTION

The TLC59284 is a 16-channel, constant-current sink light-emitting diode (LED) driver. Each channel can be individually controlled with a simple serial communications protocol that is compatible with 3.3-V or 5-V CMOS logic levels, depending on the operating VCC. When the serial data buffer is loaded, a LAT rising edge transfers the data to the OUT*n* outputs. The BLANK pin can be used to turn off all OUT*n* outputs during power-on and output data latching to prevent unwanted image displays during these times. The constant-current value of all 16 channels is set by a single external resistor.



Typical Application Circuit (Multiple Daisy-Chained TLC59284s)

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.



www.ti.com



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PACKAGE AND ORDERING INFORMATION **				
PRODUCT	PACKAGE-LEAD	ORDERING NUMBER	TRANSPORT MEDIA, QUANTITY	
TLC59284	SSOP-24, QSOP-24	TLC59284DBQR	Tape and Reel, 2500	
		TLC59284DBQ	Tube, 50	

(1)For the most current package and ordering information, see the Package Option Addendum at the end of this document, or visit the device product folder at www.ti.com.

# ABSOLUTE MAXIMUM RATINGS<sup>(1)(2)</sup>

Over operating free-air temperature range, unless otherwise noted.

		VALUE		
		MIN	MAX	UNIT
Supply voltage	V <sub>CC</sub>	-0.3	+6	V
Input voltage range, V <sub>IN</sub>	SIN, SCLK, LAT, BLANK, IREF	-0.3	$V_{CC} + 0.3$	V
	Output range, SOUT	-0.3	$V_{CC} + 0.3$	V
Output voltage range, v <sub>OUT</sub>	Output range, OUT0 to OUT15	-0.3	+11	V
Current, I <sub>OUT</sub>	Output (dc), OUT0 to OUT15 +		+50	mA
Tomporatura	Operating junction, T <sub>J(MAX)</sub>		+150	°C
Temperature	Storage range, T <sub>stg</sub>	-55	+150	°C
	Human body model (HBM)		4000	V
Electrostatic discharge (ESD) fattings	Charged device model (CDM)		2000	V

Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may (1) degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not supported.

All voltage values are with respect to network ground terminal. (2)

### THERMAL INFORMATION

		TLC59284	
	THERMAL METRIC <sup>(1)</sup>	DBQ	UNITS
		24 PINS	
$\theta_{JA}$	Junction-to-ambient thermal resistance	91.5	
θ <sub>JCtop</sub>	Junction-to-case (top) thermal resistance	55.2	
$\theta_{JB}$	Junction-to-board thermal resistance	44.9	°C 1.1/
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	16.8	C/VV
$\Psi_{JB}$	Junction-to-board characterization parameter	44.5	
θ <sub>JCbot</sub>	Junction-to-case (bottom) thermal resistance	N/A	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.



#### SBVS208A-OCTOBER 2012-REVISED OCTOBER 2012

# **RECOMMENDED OPERATING CONDITIONS**

At  $T_A = -40^{\circ}$ C to +85°C, unless otherwise noted.

				TLC59	284	
	PARAMETER	R	TEST CONDITIONS	MIN	MAX	UNIT
DC CHARA	CTERISTICS (V <sub>CC</sub> = 3	V to 5.5 V)				
V <sub>CC</sub>	Supply voltage			3	5.5	V
Vo	Voltage applied to o	utput	OUT0 to OUT15		10	V
V <sub>IH</sub>	Innut valtage	High	SIN, SCLK, LAT, BLANK	$0.7 \times V_{CC}$	V <sub>CC</sub>	V
VIL	Output voltage Output current Constant output sin Temperature range	Low	SIN, SCLK, LAT, BLANK	GND	$0.3 \times V_{CC}$	V
I <sub>OH</sub>		High	SOUT		-2	mA
I <sub>OL</sub>		Low	SOUT		2	mA
	Constant output sin	( ourroad	OUT0 to OUT15, 3 V $\leq$ V <sub>CC</sub> $\leq$ 3.6 V	2	35	mA
IOLC		Current	OUT0 to OUT15, 3.6 V < V <sub>CC</sub> $\leq$ 5.5 V	2	45	mA
T <sub>A</sub>	Tomporature range	Operating free-air		-40	+85	°C
TJ	Temperature range	Operating junction		-40	+125	°C
AC CHARA	CTERISTICS (V <sub>CC</sub> = 3	V to 5.5 V)				
f <sub>CLK (SCLK)</sub>	Data shift clock frequency		SCLK		35	MHz
t <sub>WH0</sub>			SCLK	10		ns
t <sub>WL0</sub>			SCLK	10		ns
t <sub>WH1</sub>	Pulse duration		LAT	20		ns
t <sub>WH2</sub>			BLANK	100		ns
t <sub>WL2</sub>			BLANK	50		ns
t <sub>SU0</sub>	Catura time a		SIN↑↓ – SCLK↑	4		ns
t <sub>SU1</sub>	Setup time		LAT↓ – SCLK↑	10		ns
t <sub>H0</sub>	Lield time		SIN↑↓ – SCLK↑	4		ns
t <sub>H1</sub>	Supply voltage Voltage applied to Input voltage Output current Constant output sir Temperature range <b>TERISTICS (V<sub>CC</sub> =</b> Data shift clock fre Pulse duration Setup time Hold time		LAT↓ – SCLK↑	10		ns



# ELECTRICAL CHARACTERISTICS

All minimum and maximum specifications are at  $T_A = -40^{\circ}$ C to +85°C and  $V_{CC} = 3$  V to 5.5 V, unless otherwise noted. Typical specifications are at  $T_A = +25^{\circ}$ C and  $V_{CC} = 3.3$  V.

					Т	LC59284		
PARAMETER			TEST CONDITIONS	MIN	TYP	MAX	UNIT	
V <sub>OH</sub>	Output valtage	High	I <sub>OH</sub> = -2 mA at SOUT		$V_{CC} - 0.4$		V <sub>CC</sub>	V
V <sub>OL</sub>	Output voltage	Low	I <sub>OL</sub> = 2 mA at SOUT				0.4	V
VIREF	Reference voltag	ge output	$R_{IREF} = 1.5 \text{ k}\Omega, T_A = +25^{\circ}C$			1.208		V
I <sub>IN</sub>	Input current		$V_{IN} = V_{CC}$ or GND at SIN and SCLK		-1		1	μA
I <sub>CC0</sub>			SIN, SCLK, LAT = GND, BLANK = V <sub>OUTn</sub> = V	/ <sub>CC</sub> , R <sub>IREF</sub> = open		1	2	mA
I <sub>CC1</sub>			$ \begin{array}{l} SIN, \mbox{ SCLK, LAT = GND, BLANK = } V_{OUTn} = V \\ R_{IREF} = 3 \ k\Omega \ (I_{OUT} = 17.6 \ mA \ target) \end{array} $	′сс,		3	4	mA
I <sub>CC2</sub>	Supply current (	V <sub>CC</sub> )	All OUT $n = ON$ , SIN, SCLK, LAT, BLANK = GND, V <sub>OUT n</sub> = 0.8 V, R <sub>IREF</sub> = 3 kΩ			7	9	mA
I <sub>CC3</sub>			All OUT $n$ = ON, SIN, SCLK, LAT, BLANK = GND, V <sub>OUTn</sub> = 0.8 V, R <sub>IREF</sub> = 1.5 k $\Omega$ (I <sub>OUT</sub> = 35.3 mA target)			8	11	mA
I <sub>OLC</sub>	C Constant output current		All OUT $n = ON$ , V <sub>OUTn</sub> = V <sub>OUTfix</sub> = 0.8 V, R <sub>IREF</sub> = 1.5 kΩ, T <sub>A</sub> = +25°C (see Figure 8)		32.9	35.3	37.7	mA
				$T_J = +25^{\circ}C$			0.1	μA
I <sub>OLKG0</sub>	Output leakage	current	All OUT $n = OFF$ , $V_{OUTn} = V_{OUTfix} = 10 V$ , BLANK = $V_{CC}$ , Rigger = 1.5 kQ (see Figure 8)	$T_J = +85^{\circ}C$			0.2	μA
			$T_{\rm J} = +125^{\circ}{\rm C}$			0.07	0.5	μA
ΔI <sub>OLC0</sub>	Constant-	Channel-to- channel <sup>(1)</sup>	All OUT $n$ = ON, V <sub>OUTn</sub> = V <sub>OUTfix</sub> = 0.8 V, R <sub>IRE</sub> T <sub>A</sub> = +25°C (see Figure 8)	<sub>F</sub> = 1.5 kΩ,		±1.4	±3	%
$\Delta I_{OLC1}$	current error	Device-to- device <sup>(2)</sup>	All OUT $n = ON$ , $V_{OUTn} = V_{OUTfix} = 0.8$ V, $R_{IRE}$ T <sub>A</sub> = +25°C (see Figure 8)	<sub>F</sub> = 1.5 kΩ,		±2	±4	%
$\Delta I_{OLC2}$	Line regulation <sup>(3</sup>	)	All OUT $n = ON$ , $V_{OUTn} = V_{OUTfix} = 0.8 V$ , $R_{IREF} = 1.5 k\Omega$ , $V_{CC} = 3 V$ to 5.5 V			±0.05	±1	%/V
ΔI <sub>OLC3</sub>	$I_{OLC3}$ Load regulation <sup>(4)</sup> All OUT $n = C$ $R_{IREF} = 1.5$ ks		All OUT $n = ON$ , $V_{OUTn} = 0.8$ V to 3 V, $V_{OUTfix}$ R <sub>IREF</sub> = 1.5 k $\Omega$	= 0.8 V,		±0.5	±1	%/V
R <sub>PUP</sub>	<b>D</b>	Pull-up	BLANK		250	500	750	kΩ
R <sub>PDWN</sub>	Resistor	Pull-down	LAT		250	500	750	kΩ

(1) The deviation of each output from the average of OUT0 to OUT15 constant-current. Deviation is calculated by the formula:

$$\Delta (\%) = \frac{I_{OUTn}}{\frac{(I_{OUT0} + I_{OUT1} + \dots + I_{OUT14} + I_{OUT18})}{16}}$$

ι The deviation of the OUT0 to OUT15 constant-current average from the ideal constant-current value. (2)

× 100

Deviation is calculated by the following formula:





www.ti.com

### SWITCHING CHARACTERISTICS

All minimum and maximum specifications are at  $T_A = -40^{\circ}$ C to  $+85^{\circ}$ C,  $V_{CC} = 3$  V to 5.5 V,  $C_L = 15$  pF,  $R_L = 110 \Omega$ ,  $R_{IREF} = 1.5 \text{ k}\Omega$ , and  $V_{LED} = 5.0$  V, unless otherwise noted. Typical values are at  $T_A = +25^{\circ}$ C and  $V_{CC} = 3.3$  V.

			TL	C59284		
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>R0</sub>	Diag time	SOUT (see Figure 7)		3	10	ns
t <sub>R1</sub>	Rise lime	OUT <i>n</i> (see Figure 6)		44		ns
t <sub>F0</sub>	Fall time	SOUT (see Figure 7)		3	10	ns
t <sub>F1</sub>	Fairuine	OUT <i>n</i> (see Figure 6)		44		ns
t <sub>D0</sub>		SCLK↑ to SOUT↑↓		11	20	ns
t <sub>D1</sub>	Propagation delay time	LAT $\uparrow$ or BLANK $\uparrow\downarrow$ to OUT0 on or off, T <sub>A</sub> = +25°C		60	100	ns
t <sub>D2</sub>		Grouped OUT <i>n</i> on or off to next group on or off, $T_A = +25^{\circ}C$		2		ns
t <sub>ON_ERR</sub>	Output on-time error <sup>(1)</sup>	Output on or off latch data = all '1', 50-ns BLANK GND level pulse, $V_{CC}$ = 3.3 V, $T_A$ = +25°C	-45		45	ns

(1) Output on-time error ( $t_{ON\_ERR}$ ) is calculated by the formula:  $t_{ON\_ERR}$  (ns) =  $t_{OUT\_ON}$  – BLANK low-level one-shot pulse width ( $t_{WL2}$ ).  $t_{OUT\_ON}$  indicates the actual on-time of the constant-current output.



#### **PIN CONFIGURATIONS**

Texas Instruments

#### **PIN DESCRIPTIONS**

PIN			
NAME	NUMBER	I/O	DESCRIPTION
BLANK	21	Ι	All outputs empty (blank); Schmitt buffer input. When BLANK is high, all constant-current outputs (OUT0 to OUT15) are forced off. When BLANK is low, all constant-current outputs are controlled by the data in the output on or off data latch. This pin is internally pulled up to $V_{CC}$ with a 500-k $\Omega$ (typ) resistor.
GND	1	_	Power ground
IREF	23	I/O	Constant-current value setting, the OUT0 to OUT15 sink constant-current outputs are set to the desired values by connecting an external resistor between IREF and GND.
LAT	4	I	Level-triggered latch; Schmitt buffer input. The data in the 16-bit shift register continue to transfer to the output on or off data latch while LAT is high. Therefore, if the data in the 16-bit shift register are changed when LAT is high, the data in the data latch are also changed. The data in the data latch are held when LAT is low. This pin is internally pulled down to GND with a 500-k $\Omega$ (typ) resistor.
OUT0	5	0	Constant-current output. Each output can be tied together with others to increase the constant-current. Different voltages can be applied to each output.
OUT1	6	0	Constant-current output
OUT2	7	0	Constant-current output
OUT3	8	0	Constant-current output
OUT4	9	0	Constant-current output
OUT5	10	0	Constant-current output
OUT6	11	0	Constant-current output
OUT7	12	0	Constant-current output
OUT8	13	0	Constant-current output
OUT9	14	0	Constant-current output
OUT10	15	0	Constant-current output
OUT11	16	0	Constant-current output
OUT12	17	0	Constant-current output
OUT13	18	0	Constant-current output
OUT14	19	0	Constant-current output
OUT15	20	0	Constant-current output
SCLK	3	I	Serial data shift clock; Schmitt buffer input. All data in the 16-bit shift register are shifted toward the MSB by a 1-bit SCLK synchronization.
SIN	2	I	Serial data input for driver on or off control; Schmitt buffer input. When SIN is high, the LSB is set to '1' for only one SCLK input rising edge. If two SCLK rising edges are input while SIN is high, then the 16-bit shift register LSB and LSB+1 are set to '1'. When SIN is low, the LSB is set to '0' at the SCLK input rising edge.
SOUT	22	0	Serial data output. This output is connected to the 16-bit shift register MSB. SOUT data changes at the SCLK rising edge.
VCC	24	_	Power-supply voltage



#### VCC ŧ vcc o SIN O Л MSB LSB 16-Bit Shift Register (1 Bit x 16 Channels) SCLK O -O SOUT 0 15 ••• MSB LSB LAT O-Output On/Off Data Latch (1 Bit x 16 Channels) 0 15 ----BLANK O 16-Channel Constant-Current Sink Driver with Switching Delay IREF O GND 6 6 d 6 ... OUTO OUT1 OUT14 OUT15

## FUNCTIONAL BLOCK DIAGRAM

### PARAMETER MEASUREMENT INFORMATION

# PIN-EQUIVALENT INPUT AND OUTPUT SCHEMATIC DIAGRAMS



Figure 1. SIN and SCLK



Figure 2. LAT



Figure 3. BLANK





(1) n = 0 to 15.

Figure 5. OUT0 Through OUT15



#### SBVS208A-OCTOBER 2012-REVISED OCTOBER 2012

### **TEST CIRCUITS**



Figure 6. OUT*n* Rise and Fall Time Test Circuit



Figure 7. SOUT Rise and Fall Time Test Circuit



Figure 8. OUTn Constant-Current Test Circuit



#### TIMING DIAGRAMS



Figure 9. Input Timing Diagram



(1)  $t_{\text{ON}\_\text{ERR}}$  is calculated by  $t_{\text{OUTON}}$  –  $t_{\text{WL2}}.$ 

(2) Input pulse rise and fall time is 1 ns to 3 ns.





#### SBVS208A-OCTOBER 2012-REVISED OCTOBER 2012



(1) Output on or off data = FFFFh.

(2)  $t_{ON\_ERR} = t_{OUTON} - t_{WL2}$ .



TEXAS INSTRUMENTS

www.ti.com



At  $T_A$  = +25°C and  $V_{CC}$  = 3.3 V, unless otherwise noted.





#### SBVS208A-OCTOBER 2012-REVISED OCTOBER 2012







www.ti.com

STRUMENTS

# DETAILED DESCRIPTION

## CONSTANT SINK CURRENT VALUE SETTING

The constant-current values are determined by an external resistor ( $R_{IREF}$ ) placed between IREF and GND. The resistor ( $R_{IREF}$ ) value is calculated by Equation 1.

$$\mathsf{R}_{\mathsf{IREF}}(\mathsf{k}\Omega) = \frac{\mathsf{V}_{\mathsf{IREF}}(\mathsf{V})}{\mathsf{I}_{\mathsf{OLC}}(\mathsf{m}\mathsf{A})} \times 43.8$$

Where:

 $V_{IREF}$  = the internal reference voltage on the IREF pin (typically 1.208 V)

(1)

 $I_{OLC}$  must be set in the range of 2 mA to 35 mA when  $V_{CC}$  is less than 3.6 V. Also, when  $V_{CC}$  is equal to 3.6 V or greater,  $I_{OLC}$  must be set in the range of 2 mA to 45 mA. The constant sink current characteristic for the external resistor value is illustrated in Figure 12. Table 1 describes the constant-current output versus external resistor value.

I <sub>OLC</sub> (mA)	R <sub>IREF</sub> (kΩ, Typical)			
45 (V <sub>CC</sub> > 3.6 V only)	1.18			
40 (V <sub>CC</sub> > 3.6 V only)	1.32			
35	1.51			
30	1.76			
25	2.12			
20	2.65			
15	3.53			
10	5.29			
5	10.6			
2	26.5			

#### Table 1. Constant-Current Output versus External Resistor Value

# CONSTANT-CURRENT DRIVER ON OR OFF CONTROL

When BLANK is low, the corresponding output is turned on if the data in the on or off control data latch are '1' and remains off if the data are '0'. When BLANK is high, all outputs are forced off. This control is shown in Table 2.

Table 2. Output On or	Off Control Data	Truth Table
-----------------------	------------------	-------------

OUTPUT ON OR OFF DATA	CONSTANT-CURRENT OUTPUT STATUS
0	Off
1	On

When the device is initially powered on, the data in the 16-bit shift register and output on or off data latch are not set to default values. Therefore, the output on or off data must be written to the data latch before turning the constant-current output on. **BLANK should be high when powered on because the constant-current may be turned on as a result of random data in the output on or off data latch.** 



TLC59284

www.ti.com

#### **REGISTER CONFIGURATION**

The TLC59284 has a 16-bit shift register and an output on or off data latch. Both the shift register and data latch are 16 bits long and are used to turn the constant-current outputs on and off. Figure 21 shows the shift register and data latch configuration. The data at the SIN pin are shifted into the 16-bit shift register LSB at the rising edge of the SCLK pin; SOUT data change at the SCLK rising edge.



To Constant-Current Driver Control Block

Figure 21. 16-Bit Shift Register and Output On or Off Data Latch Configuration

The output on or off data in the 16-bit shift register continue to transfer to the output on or off data latch while LAT is high. Therefore, if the data in the 16-bit shift register are changed when LAT is high, the data in the data latch are held when LAT is low. When the device initially powers on, the data in the output on or off shift register and latch are not set to default values; on or off control data must be written to the on or off control data latch before turning the constant-current output on. All constant-current outputs are forced off when BLANK is high. The OUT*n* on or off outputs are controlled by the data in the output on or off data truth table and timing diagram are shown in Table 3 and Figure 22, respectively.

SCLK	LAT	BLANK	SIN	OUT0OUT7OUT15	SOUT
<u>↑</u>	High	Low	Dn	DnDn – 7Dn – 15	Dn – 15
↑	Low	Low	Dn + 1	No change	Dn – 14
↑ (	High	Low	Dn + 2	Dn + 2Dn – 5Dn – 13	Dn – 13
Ļ	—	Low	Dn + 3	Dn + 2Dn – 5Dn – 13	Dn – 13
$\downarrow$	_	High	Dn + 3	Off	Dn – 13

#### Table 3. Truth Table in Operation

TEXAS INSTRUMENTS

SBVS208A-OCTOBER 2012-REVISED OCTOBER 2012





Figure 22. Operation Timing Diagram

## **NOISE REDUCTION**

Large surge currents may flow through the device and board if all 16 outputs turn on or off simultaneously. These large current surges can induce detrimental noise and electromagnetic interference (EMI) into other circuits. The TLC59284 independently turns on or off the outputs for each group with a 1-ns (typ) delay time; see Figure 11. The 16 outputs are grouped into nine groups of either one or two outputs: group 1 (OUT0), group 2 (OUT1 and OUT15), group 3 (OUT2 and OUT14), group 4 (OUT3 and OUT13), group 5 (OUT4 and OUT12), group 6 (OUT5 and OUT11), group 7 (OUT6 and OUT10), group 8 (OUT7 and OUT9), and group 9 (OUT9). Both turn-on and turn-off times are delayed when BLANK transitions from low to high or high to low. Also when output-on and -off data are changed at the LAT rising edge while BLANK is low, both turn-on and turn-off times are delayed. However, the state of each output is controlled by the data in the output on or off data latch and the BLANK level.



#### www.ti.com

### **REVISION HISTORY**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Cł	Changes from Original (October 2012) to Revision A		
•	Changed HBM ESD rating maximum specification in Absolute Maximum Ratings table	2	
•	Changed I <sub>CC2</sub> maximum specification in Electrical Characteristics table	4	



11-Apr-2013

# **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
	(1)		Drawing		Qty	(2)		(3)		(4)	
TLC59284DBQ	ACTIVE	SSOP	DBQ	24	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TLC59284	Samples
TLC59284DBQR	ACTIVE	SSOP	DBQ	24	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TLC59284	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

DBQ (R-PDSO-G24)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15) per side.

D. Falls within JEDEC MO-137 variation AE.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated