TOSHIBA MOS TYPE DIGITAL INTEGRATED

#### TI CS-47

SILICON MONOLITHIC

# CIRCUIT CIRCUIT

#### 4-BIT SINGLE CHIP MICROCOMPUTER TLCS-47

#### GENERAL DESCRIPTION

The TLCS-47 is the high speed and high performance, 4-bit single chip microcomputer series designed for general purpose use.

The TLCS-47 has variously powerful functions in order to meet with the advanced and complicated applications, which will be made in near future. In addition, software compatible NMOS family (TLCS-47N) and CMOS family (TLCS-47C) are also provided.

#### **FEATURES**

- 4-bit, single chip microcomputer with built-in ROM, RAM, input/output port, divider, timer/counter, and serial port.
- · Memory capacity
  - ROM : Max 4.096 × 8 bits
  - · RAM : Max  $256 \times 4 \text{ bits}$
- · Instruction execution time
  - . NMOS family 2µs(at 4MHz clock)
  - CMOS family 4μs(
- · Efficient instruction set
  - . 90 instructions
  - · Software compatible in the series
- · Subroutine nesting: Max. 15 levels
- 6 interrupts (External: 2, Internal: 4) Independently latched control and multiple interrupt control
- · Input/Output (Standard)
  - . Input 1 port 4 pins
  - · Output(corresponding to PLA) 2 ports 8 pins
  - · I/O 4 ports 16 pins
  - · I/O (Note) 2 ports 7 pins
  - Note: These I/O ports are also used for the interrupt input, timer/ counter input, and serial port; therefore, it is programmably selectable for each application. • +5V single power supply

- PLA data conversion function (instruction) output of data to output port (8-bit)
- · Data table look-up and table search function (instruction) Table can be set up in the whole ROM area .
- 12-bit timer/counter (2 channels)
- · Serial port with 4-bit buffer
- · 18-stage divider (with 4-stage prescaler)
- · Built-in high output current terminals (NMOS family) Typ. 20mA ×8 bits, LED direct drive is available.
- · Built-in high breakdown voltage output terminals (CMOS version) Max. 42V breakdown voltage FL tube direct drive is available.
- · Built-in LCD drive circuit (automatic display) (CMOS version)
  - · LCD direct drive is available (1/4 duty LCD, Max. 12-digit display)
  - $\cdot$  1/4, 1/3, 1/2 duties or static LCD drive are programmably selectable.
- · Stand-by operation (NMOS/CMOS) Battery back-up, battery operation and condenser back-up are available.
- · On chip oscillator
- · TTL/CMOS compatible

# TLCS-47



### TECHNICAL DATA

#### Configuration of TLCS-47 Series

	Family	TLCS-47N						
Item	Unit	Name	TMP4740P	TMP4720P	TMP4700C	TMP4799C		
ROM	Capacity	Bytes	4,096	2,048	(External)	(External) 4,096		
RAM Capacity		Words	256	128	4,096 256	256		
Inst	ruction Execution time	μs	2					
No.	of instructions		90					
Subr	outine nesting	Levels	Max. 15					
Interrupts External Internal			2					
			4	4 (Serial I/O, timer/counter overflow(2) timer of divider)				
Time	er/counter	Channels	2					
	(Bit length)	Bits	12	(Event counter, timer and pulse width measurement mode is programmably selectable.)				
	(Mode)							
Seri	al port	Bits	4	4 (With buffer) (Receive/transmit mode is programmably selectable.)				
	(Mode)							
	(Clock)				and leading/trailing ammably selectable.)			
Divider		Stage	18	(With 4-stage prescaler)				
ţ	Input		4					
Input/Output Ports	Output (corresponding to PLA)		8					
out/Out Ports	1/0	Bits	16					
ndu	I/O (Combined use)		7					
н, ———	Total		35					
	n built-in high output cent terminals		8					
	n built-in high break- n voltage terminals	Bits						
	built-in LCD driver							
	ory Standby function	1	YES					
	function							
	k oscillator		With built-in					
Powe	er supply	V	+ 5.0					
Process			Nch Si Gate E/D MOS LSI					
Package			DIP - 42		QIC-80	DIC-42		
Remark					Evaluator Chip	Evaluator Chip(Piggy back type)		

# INTEGRATED CIRCUIT

TLCS-47

# REIMINARY

## TECHNICAL DATA

### Configuration of Series

Comica		1		TI CC .	- 47				
Series	TLCS - 47								
Family	TLCS-47N		TLCS-47C			(Evaluator )			
Item Unit	Name Bytes	TMP4740P	TMP4720P	TMP47C40P	TMP47C20P	TMP47C22F	TMP4700C		
ROM Capacity RAM Capacity	4,096 256	2,048 128	4,096 256	2,048 128	2,048 192	(External) 4,096 256			
RAM Capacity Words Instruction		230	120	230	120	192	256		
Execution time	μs	2		4		2			
No. of instructions		90							
Subroutine									
nesting	Levels	Max. 15							
Inter- External		2							
rupts Internal			Comical I/C	+1mox/oo	unter ever	1011(2) tim	er of divider		
	Channels		Seriai 1/C	, Liner/co	unter over	. 10w(2), tim	er of arvider,		
(Bit length)	Bits	12	(D						
(Mode)		(Event counter, timer and pulse width measurement mode is programmably selectable.)							
Serial port	Bits	4 (With buffer)							
(Mode)			ogrammably ing/trailir	selectable.) ng edge mode					
(Clock)			.)	ig edge mode					
Divider	Stage	18 (With 4-stage prescaler)							
Input		4				4	4		
⊎ Output (cor-									
responding to		8				0	8		
D α PLA)									
C# 1/0	Bits	16				16	16		
1/O		_		7					
Output (corresponding to PLA)  170  1/0  1/0  (Combined use)		7			7				
Total		35				27	35		
With built-in									
high output cur-		YES		ĺ		}	YES		
rent terminals									
With built-in									
high breakdown				YE	S				
voltage terminals				_					
With built-in						******			
LCD driver						YES			
Memory Standby							YES		
function		YES							
Hold function				YE	S	YES	(YES)		
Clock oscillator		With bu	ilt-in						
Power supply V		+ :							
Process			Nch Si Gate E/D MOS LSI Si Gate C <sup>2</sup> MOS LSI				Nch Si Cate E/D MOS LSI		
				FP - 67					
Package		DIP -	- 42			I FP - 67	QIC - 80		