

SPIDER - TLE7234G

8 Channel High-Side and Low-Side Relay Switch

Automotive Power



Never stop thinking

Table of Contents


	Table of Contents	2
1	Overview	3
2	Block Diagram	6
2.1	Terms	7
3	Pin Configuration	8
3.1	Pin Assignment	8
3.2	Pin Definitions and Functions	8
4	Electrical Characteristics	10
4.1	Absolute Maximum Ratings	10
4.2	Functional Range	11
4.3	Thermal Resistance	11
5	Power Supply	13
5.1	Reset	13
5.2	Electrical Characteristics	14
6	Power Stages	15
6.1	Input Circuit	15
6.2	Channels 4 and 5	15
6.3	Inductive Output Clamp	16
6.4	Timing Diagrams	17
6.5	Electrical Characteristics	18
6.6	Command Description	19
7	Protection Functions	20
7.1	Over Load Protection	20
7.2	Over Temperature Protection	20
7.3	ESD protection	20
7.4	Reverse Polarity Protection	20
7.5	Loss of V_{bb}	20
7.6	Electrical Characteristics	21
8	Diagnostic Features	22
8.1	Electrical Characteristics	23
8.2	Command Description	24
9	Serial Peripheral Interface (SPI)	26
9.1	SPI Signal Description	26
9.2	Daisy Chain Capability	27
9.3	SPI Protocol	28
9.4	Register Overview	29
9.5	Timing Diagrams	30
9.6	Electrical Characteristics	31
10	Package Outlines	33
11	Application Information	34
12	Revision History	35



1 Overview

Features

- 8 bit SPI for diagnostics and control, providing daisy chain capability
- Very wide range for digital supply voltage
- Three configurable input pins offer complete flexibility for PWM operation
- Stable behavior at under voltage
- Green Product (RoHS compliant)
- AEC Qualified



PG-DSO-20-45

Description

The TLE7234G is an eight channel high-side and low-side power switch in PG-DSO-20-45 package providing embedded protective functions. It is especially designed for standard relays and LEDs in automotive applications. The output stages incorporate two low-side, four high-side and two auto configuring high-side or low-side switches.

A serial peripheral interface (SPI) is utilized for control and diagnosis of the device and the load. For direct control, there are three input pins available.

The power transistors are built by N-channel power MOSFETs. The device is monolithically integrated in Smart Power Technology.

Type	Package	Marking
TLE7234G	PG-DSO-20-45	TLE7234G

Table 1 Product Summary

Operating range power supply voltage	V_{bb}	5.5 ... 28 V
Digital supply voltage	V_{DD}	3.0 ... 5.5 V
Typical On-State resistance at 25 °C	$R_{DS(ON)}$	
high-side: 2 channels (Relay)		0.85 Ω
high-side: 2 channels (Generic, LED)		1.6 Ω
auto configuring: 2 channels (Relay, Supplies)		0.85 Ω
low-side: 2 channels (Relay)		0.85 Ω
Nominal load current (all channels active)	$I_{L(nom, min)}$	
Relay		280 mA
LED, Generic		140 mA
Over load switch off threshold	$I_{DS(OVL, min)}$	500 mA
Output leakage current per channel at 25 °C	$I_{DS(OFF, max)}$	1 μ A
Drain to source clamping voltage	$V_{DS(CL, min)}$	41 V
Source to ground clamping voltage	$V_{bb(CL, max)}$	-16 V
SPI clock frequency	$f_{SCLK(max)}$	5 MHz

Protective Functions

- Over load and short circuit protection
- Thermal shutdown
- Electrostatic discharge protection (ESD)

Diagnostic Functions

- Latched diagnostic information via SPI
- Open load detection in OFF-state
- Over load detection in ON-state
- Over temperature

Applications

- Especially designed for driving relays and LEDs in automotive applications
- All types of resistive and inductive loads
- Suitable to switch 5 V power supply lines by auto configuring channels

Detailed Description

The TLE7234G is an eight channel high-side and low-side relay switch providing embedded protective functions. The output stages incorporate two low-side switches ($0.85\ \Omega$ per channel), four high-side switches (two channels with $0.85\ \Omega$ and two channels with $1.6\ \Omega$) and two auto-configuring high-side or low-side switches ($0.85\ \Omega$ per channel). The auto-configuring switches can be utilized in high-side or low-side configuration just by connecting the load accordingly. They are also suitable to switch a 5 V supply line in high-side configuration. Protective and diagnostic functions adjust automatically to the chosen configuration.

The 8 bit serial peripheral interface (SPI) is utilized for control and diagnosis of the device and the loads. The SPI interface provides daisy chain capability in order to assemble multiple devices in one SPI chain by using the same number of micro-controller pins.

Furthermore, the TLE7234G is equipped with three input pins that can be individually routed to the output control of each channel thus offering complete flexibility in design and PCB-layout. The input multiplexer is controlled via SPI.

The device provides full diagnosis of the load via open load, over load and short circuit detection. SPI diagnosis flags indicate latched fault conditions that may have occurred.

Each output stage is protected against short circuit. In case of over load, the affected channel switches off. There are temperature sensors available for each channel to protect the device against over temperature.

The device protects itself with a build in reverse polarity protection which prohibits intrinsic current flow through the logic during reverse polarity. However the output stages still incorporate a reverse diode where current can flow through during reverse polarity.

The power transistors are built by N-channel power MOSFETs. The inputs are ground referenced CMOS compatible. The device is monolithically integrated in Smart Power Technology.

2 Block Diagram




Figure 1 Block Diagram

2.1 Terms

Figure 2 shows all terms used in this data sheet.




Figure 2 Terms

In all tables of the electrical characteristics is valid:

Channel related symbols without channel number are valid for each channel separately (e.g. V_{DS} specification is valid for $V_{DS0} \dots V_{DS7}$). In order to make the description of output currents easier, the load current I_{Out} is equivalent to the drain current I_{OUT_D} in low-side configuration and the source current I_{OUT_S} in high-side configuration.

All SPI register bits are marked as follows: ADDR.PARAMETER (e.g. ICR01.INX1). In SPI register description, the values in bold letters (e.g. **0**) are default values.

3 Pin Configuration

3.1 Pin Assignment




Figure 3 Pin Configuration PG-DSO20-45

3.2 Pin Definitions and Functions

Pin	Symbol	I/O	Function
Power Supply			
18	VDD	-	Digital power supply
1	VBB	-	Power supply
10	GND	-	Digital, analog and power ground
Power Stages			
20	OUT0	O	Source of high side power transistor channel 0
2	OUT1	O	Source of high side power transistor channel 1
19	OUT2	O	Source of high side power transistor channel 2
3	OUT3	O	Source of high side power transistor channel 3
13	D4	O	Drain of auto configuring power transistor 4
11	S4	O	Source of auto configuring power transistor 4
7	D5	O	Drain of auto configuring power transistor 5
9	S5	O	Source of auto configuring power transistor 5
12	OUT6	O	Drain of low side power transistor channel 6
8	OUT7	O	Drain of low side power transistor channel 7
Inputs			
5	IN1	I	Input multiplexer input 1 pin (pull down)

Pin Configuration

Pin	Symbol	I/O	Function
6	IN2	I	Input multiplexer input 2 pin (pull down)
4	IN3	I	Input multiplexer input 3 pin (pull down)
SPI			
17	$\overline{\text{CS}}$	I	SPI Chip select (pull up)
16	SCLK	I	Serial clock
15	SI	I	Serial data in
14	SO	O	Serial data out

4 Electrical Characteristics

4.1 Absolute Maximum Ratings ¹⁾

Stresses above the ones listed here may affect device reliability or may cause permanent damage to the device. The values below are not considering combinations of different maximum conditions at one time

$T_j = -40\text{ °C}$ to $+150\text{ °C}$; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Absolute Maximum Ratings ¹⁾						
Pos.	Parameter	Symbol	Limit Values		Unit	Test Conditions
			min.	max.		
Power Supply						
4.1.1	Power supply voltage	V_{bb}	-16	40	V	-16V max. 2 minutes
4.1.2	Digital supply voltage	V_{DD}	-0.3	5.5	V	–
4.1.3	Power supply voltage for full short circuit protection (single pulse) ($T_j = -40\text{ °C} \dots 150\text{ °C}$)	$V_{bat(SC)}$	0	28	V	–
Power Stages						
4.1.4	Load current channel 0, 1, 4, 5, 6, 7 channel 2, 3	I_L	-0.5 -0.25	0.5 0.25	A	–
4.1.5	Voltage at power transistor	V_{DS}	–	41	V	–
4.1.6	Power transistor's source voltage	V_{Out_S}	-16	–	V	–
4.1.7	Power transistor's drain voltage	V_{Out_D}	–	41	V	–
4.1.8	Max. energy dissipation one channel single pulse for ch. 0, 1, 4, 5, 6, 7	E_{AS}	–	65 50	mJ	²⁾ $T_{j(0)} = 105\text{ °C}$ $I_{D(0)} = 0.35\text{ A}$ $T_{j(0)} = 150\text{ °C}$ $I_{D(0)} = 0.250\text{ A}$
4.1.9	Maximum energy dissipation one channel repetitive pulses for ch. 0, 1, 4, 5, 6, 7 $1 \cdot 10^4$ cycles $1 \cdot 10^6$ cycles	E_{AR}	–	18 13	mJ	²⁾ $T_{j(0)} = 105\text{ °C}$ $I_{D(0)} = 0.250\text{ A}$ $T_{j(0)} = 105\text{ °C}$ $I_{D(0)} = 0.220\text{ A}$
4.1.10	Max. energy dissipation one channel single pulse for ch. 2,3	E_{AS}	–	50 30	mJ	²⁾ $T_{j(0)} = 105\text{ °C}$ $I_{D(0)} = 0.250\text{ A}$ $T_{j(0)} = 150\text{ °C}$ $I_{D(0)} = 0.250\text{ A}$

1) not subject to production test

Electrical Characteristics

$T_j = -40\text{ °C}$ to $+150\text{ °C}$; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Absolute Maximum Ratings¹⁾

Pos.	Parameter	Symbol	Limit Values		Unit	Test Conditions
			min.	max.		
4.1.11	Maximum energy dissipation one channel repetitive pulses for ch. 2,3 $1 \cdot 10^4$ cycles	E_{AR}	–	12	mJ	2) $T_{j(0)} = 105\text{ °C}$ $I_{D(0)} = 0.180\text{ A}$
	$1 \cdot 10^6$ cycles		–	11		

Logic Pins

4.1.12	Voltage at input pins	V_{IN}	-0.3	$V_{DD} + 0.3$	V	3)
4.1.13	Voltage at chip select pin	V_{CS}	-0.3	$V_{DD} + 0.3$	V	3)
4.1.14	Voltage at serial clock pin	V_{SCLK}	-0.3	$V_{DD} + 0.3$	V	3)
4.1.15	Voltage at serial input pin	V_{SI}	-0.3	$V_{DD} + 0.3$	V	3)
4.1.16	Voltage at serial output pin	V_{SO}	-0.3	$V_{DD} + 0.3$	V	3)

Temperatures

4.1.17	Junction Temperature	T_j	-40	150	°C	–
4.1.18	Storage Temperature	T_{stg}	-55	150	°C	–

ESD Susceptibility

4.1.19	ESD susceptibility on all pins	V_{ESD}	-2	2	kV	HBM ⁴⁾
--------	--------------------------------	-----------	----	---	----	-------------------

1) not subject to production test

2) Pulse shape represents inductive switch off: $I_L(t) = I_L(0) \cdot (1 - t/t_{pulse})$; $0 < t < t_{pulse}$

3) $V_{DD} + 0.3\text{ V} < 5.5\text{ V}$

4) ESD susceptibility, HBM according to EIA/JESD 22-A114

4.2 Functional Range

Pos.	Parameter	Symbol	Limit Values		Unit	Conditions
			Min.	Max.		
4.2.1	Supply Voltage Range for Nominal Operation	$V_{bb(nom)}$	9	16	V	–
4.2.2	upper Supply Voltage Range for Extended Operation	$V_{bb(ext),up}$	16	28	V	Parameter Deviations possible
4.2.3	lower Supply Voltage Range for Extended Operation	$V_{bb(ext),low}$	5.5	9	V	Parameter Deviations possible
4.2.4	Junction Temperature	T_j	-40	150	°C	–

Note: Within the functional range the IC operates as described in the circuit description. The electrical characteristics are specified within the conditions given in the related electrical characteristics table.

4.3 Thermal Resistance

Note: This thermal data was generated in accordance with JEDEC JESD51 standards.

For more information, go to www.jedec.org.

Thermal Resistance ¹⁾							
Pos.	Parameter	Symbol	Limit Values			Unit	Conditions
			Min.	Typ.	Max.		
4.3.1	Junction to Case, bottom	$R_{thJC,back}$	–	–	25	K/W	2)
4.3.2	Junction to Case, top	$R_{thJC,top}$	–	–	30	K/W	2)
4.3.3	Junction to Pin (5,6,15 or 16)	R_{thJPin}	–	–	23	K/W	2)
4.3.4	Junction to Ambient (1s0p, min. footprint)	$R_{thJA,min}$	–	80	–	K/W	3)
4.3.5	Junction to Ambient (1s0p+300mm ² Cu)	$R_{thJA,300}$	–	65	–	K/W	4)
4.3.6	Junction to Ambient (1s0p+600mm ² Cu)	$R_{thJA,600}$	–	60	–	K/W	5)
4.3.7	Junction to Ambient (2s2p)	$R_{thJA,2s2p}$	–	52	–	K/W	6)

- 1) Not subject to production test
- 2) Specified R_{thJSP} value is simulated at natural convection on a cold plate setup (all pins are fixed to ambient temperature). $T_a = 85\text{ °C}$. Ch1 to Ch8 are dissipating 1 W power (0.125 W each).
- 3) Specified R_{thJA} value is according to Jedec JESD51-2,-3 at natural convection on FR4 1s0p board; The product (Chip+Package) was simulated on a 76.2 x 114.3 x 1.5 mm board with minimal footprint copper area and 70 μm thickness. $T_a = 85\text{ °C}$, Ch1 to Ch8 are dissipating 1 W power (0.125 W each).
- 4) Specified R_{thJA} value is according to Jedec JESD51-2,-3 at natural convection on FR4 1s0p board; The product (Chip+Package) was simulated on a 76.2 x 114.3 x 1.5 mm board with additional heatspreading copper area of 300mm² and 70 μm thickness. $T_a = 85\text{ °C}$, Ch1 to Ch8 are dissipating 1 W power (0.125 W each).
- 5) Specified R_{thJA} value is according to Jedec JESD51-2,-3 at natural convection on FR4 1s0p board; The product (Chip+Package) was simulated on a 76.2 x 114.3 x 1.5 mm board with additional heatspreading copper area of 600mm² and 70 μm thickness. $T_a = 85\text{ °C}$, Ch1 to Ch8 are dissipating 1 W power (0.125 W each).
- 6) Specified R_{thJA} value is according to Jedec JESD51-2,-7 at natural convection on FR4 2s2p board; The product (Chip+Package) was simulated on a 76.2 x 114.3 x 1.5 mm board with 2 inner copper layers (2 x 70 μm Cu, 2 x 35 μm Cu). $T_a = 85\text{ °C}$, Ch1 to Ch8 are dissipating 1 W power (0.125 W each).

5 Power Supply

The TLE7234G is supplied by two supply voltages V_{bb} and V_{DD} . The V_{bb} supply line is connected to a battery feed and used by the power switches and by an integrated power supply for the register banks. There is an under voltage reset function implemented for the V_{bb} power supply. After start-up of the power supply, all SPI registers are reset to their default values and the device is in sleep mode (standby). The SPI command $CMD.WAKE = 1$ is switching the device to operation mode (ON), while a command $CMD.STB = 1$ send the device to sleep mode (standby) again.

The V_{DD} supply line is used by the SPI shift register related circuitry and for driving the SO line. As a result, the daisy chain function is available as soon as V_{DD} is provided in the specified range independent of V_{bb} . A capacitor between pins V_{DD} and GND is recommended (especially in case of EMI).

The device provides a sleep mode (stand by) to minimize current consumption, which also resets the register banks. It is entered and left by dedicated SPI commands or by turning off the VDD supply.

5.1 Reset

There are several reset trigger implemented in the device. A reset switches off all channels and sets the registers to default values. After any kind of reset, the transmission error flag (TER) is set.

Under Voltage Reset:

During this device condition a read on SPI always delivers the Standard Diagnostic Frame with a TER flag. This under voltage reset is released when all the supply voltages levels are above under voltage threshold.

Reset Command: There is a reset command available to reset all register bits of the register bank and the diagnosis registers. As soon as $CMD.RST = 1$, a reset is triggered.

5.2 Electrical Characteristics

Unless otherwise specified:

$V_{DD} = 3.0\text{ V to }5.5\text{ V}$, $V_{BAT} = 9.0\text{ V to }16\text{ V}$, $T_j = -40\text{ °C to }+150\text{ °C}$

Pos.	Parameter	Symbol	Limit Values			Unit	Test Conditions
			min.	typ.	max.		
Power Supply V_{bb}							
5.2.1	Supply voltage for full operation	V_{bb}	9	–	28	V	
5.2.2	Under voltage reset threshold voltage	$V_{bb(UV)}$	–	–	5.5	V	
5.2.3	Operating current	I_S	–	–	15	mA	$V_{bb} = 16\text{ V}$
			–	–	12	mA	¹⁾ $V_{bb} = 16\text{ V}$ all diagnosis off
5.2.4	Sleep mode current with disconnected loads (stand by)	$I_{S(\text{Sleep})}$	–	–	10	μA	$V_{bb} = 16\text{ V}$ $AWK = 0$ $T_j = 25\text{ °C}^{1)}$
			–	–	13		$T_j = 85\text{ °C}^{1)}$
			–	–	20		$T_j = 150\text{ °C}$
Digital Power Supply V_{DD}							
5.2.5	Logic supply voltage	V_{DD}	3.0	–	5.5	V	
5.2.6	Under voltage reset threshold voltage	$V_{DD(PO)}$	–	–	3.0	V	
5.2.7	Logic supply current	I_{DD}	–	–	0.2	mA	$f_{SCLK} = 0\text{ Hz}$ $V_{CS} = 0\text{ V}$ $AWK = 1$ $V_{CS} = 0\text{ V}$
5.2.8	Logic supply sleep mode current	$I_{DD(\text{Sleep})}$	–	–	20	μA	$V_{CS} = V_{DD}$ $AWK = 0$ $T_j = 25\text{ °C}^{1)}$
			–	–	20		$T_j = 85\text{ °C}^{1)}$
			–	–	40		$T_j = 150\text{ °C}$
Timings							
5.2.9	Sleep mode wake-up time	$t_{wu(\text{Sleep})}$	–	–	200	μs	¹⁾
5.2.10	V_{bb} under voltage reset delay time	$t_{bb(UVR)}$	–	–	1	μs	¹⁾
5.2.11	V_{DD} under voltage reset delay time	$t_{DD(UVR)}$	–	–	1	μs	¹⁾

1) Not subject to production test, specified by design.

Note: Characteristics show the deviation of parameter at the given supply voltage and junction temperature. Typical values show the typical parameters expected at $V_{bb} = 13.5\text{ V}$, $V_{DD} = 5.0\text{ V}$, $T_j = 25\text{ °C}$.

6 Power Stages

The TLE7234G is an eight channel high-side and low-side relay switch. The power stages are built by N-channel vertical power MOSFET transistors. The gates of the high-side switches are controlled by charge pumps.

6.1 Input Circuit

There are three input pins available at TLE7234G, which can be configured to be used for control of the output stages. The INXn parameter of the input configuration register provide following possibilities:

- channel is switched off
- channel is switched according to signal level at input pin IN1
- channel is switched according to signal level at input pin IN2 or IN3
- channel is switched on

Figure 4 shows the input circuit of TLE7234G.




Figure 4 Input Multiplexer

The current sink to ground ensures that the channels switch off in case of open input pin. The zener diode protects the input circuit against ESD pulses.

6.2 Channels 4 and 5

The TLE7234G provides two auto-configuring high-side or low-side switches (channels 4 and 5). They adjust the diagnostic and protective functions according their potentials at drain and source automatically.

In high-side configuration, the load is connected between ground and source of the power transistors (S4 or S5). The drain of the power transistors (D4 and D5) can be connected to any potential between GND-pin potential and VBB-pin potential. When the drain is connected to VBB, the channel behave like the other high side channels. The drain can also be connected to a 5 V power supply and the source pin will be utilized as switched 5 V supply line.

In low-side configuration, the source of the power transistors are to be connected to GND.

The configuration can be chosen for each of these channels individually, so it is feasible to connect one channel in low-side and the other in high-side configuration.

6.3 Inductive Output Clamp

When switching off inductive loads with low-side switches, the potential at pin OUT rises to $V_{DS(CL)}$ potential, because the inductance intends to continue driving the current. For the high-side channels, the potential at pin OUT drops below ground potential to $V_{S(CL)}$. The voltage clamping is necessary to prevent destruction of the device, see **Figure 5** for details. Nevertheless, the maximum allowed load inductance is limited by the max. clamping energy E_{AR} see electrical characteristics “ E_{AR} ” on **Page 10**.




Figure 5 Output Clamp Implementation

Maximum Load Inductance

During demagnetization of inductive loads, energy has to be dissipated in the TLE7234G. This energy can be calculated with following equations:

$$E = V_{D(CL)} \cdot \left[\frac{V_{bb} - V_{D(CL)}}{R_L} \cdot \ln \left(1 - \frac{R_L \cdot I_L}{V_{bb} - V_{D(CL)}} \right) + I_L \right] \cdot \frac{L}{R_L} \quad \text{Low-side} \quad (1)$$

$$E = (V_{bb} - V_{S(CL)}) \cdot \left[\frac{V_{S(CL)}}{R_L} \cdot \ln \left(1 - \frac{R_L \cdot I_L}{V_{S(CL)}} \right) + I_L \right] \cdot \frac{L}{R_L} \quad \text{High-side} \quad (2)$$

These equations simplify under the assumption of $R_L = 0$:

$$E = \frac{1}{2} L I_L^2 \cdot \left(1 - \frac{V_{bb}}{V_{D(CL)}} \right) \quad \text{Low-side} \quad (3)$$

$$E = \frac{1}{2} L I_L^2 \cdot \left(1 - \frac{V_{bb}}{V_{S(CL)}} \right) \quad \text{High-side} \quad (4)$$

The maximum energy, which is converted into heat, is limited by the thermal design of the component.

6.4 Timing Diagrams

The power transistors are switched on and off with a dedicated slope via the INX bits of the serial peripheral interface (SPI). The switching times t_{ON} and t_{OFF} are designed equally.




Figure 6 Switching a Resistive Load

In input mode, a high signal at the input pin is equivalent to a SPI ON command and a low signal to SPI OFF command respectively. Please refer to [Section 9.3](#) for details on SPI protocol.

6.5 Electrical Characteristics





Unless otherwise specified: $V_{DD} = 3.0\text{ V to }5.5\text{ V}$, $V_{BAT} = 9.0\text{ V to }16\text{ V}$, $T_j = -40\text{ °C to }+150\text{ °C}$
 typical values: $V_{DD} = 5.0\text{ V}$, $V_{BAT} = 13.5\text{ V}$, $T_j = 25\text{ °C}$

Pos.	Parameter	Symbol	Limit Values			Unit	Test Conditions
			min.	typ.	max.		
Output Characteristics							
6.5.1	On-State resistance channel 0, 1, 4, 5, 6, 7	$R_{DS(ON)}$	–	0.85	–	Ω	$I_L = 220\text{ mA}$ $T_j = 25\text{ °C}$
			–	1.4	1.8		$T_j = 150\text{ °C}$
	channel 2, 3		–	1.6	–		$I_L = 110\text{ mA}$ $T_j = 25\text{ °C}$
			–	2.6	3.8		$T_j = 150\text{ °C}$
6.5.2	Nominal load current	$I_{Out(nom)}$				mA	all channels on $T_a = 100\text{ °C}$ $T_{j,max} = 150\text{ °C}$ based on R_{thja}
	channel 0, 1, 4, 5, 6, 7		280	410	–		¹⁾
	channel 2, 3	140	205	–		¹⁾	
6.5.3	Output leakage current in sleep mode	$I_{Out(Sleep)}$	–	–	1	μA	$V_{DS} = 13.5\text{ V}$ $T_j = 25\text{ °C}^{1)}$
			–	–	2		$T_j = 85\text{ °C}^{1)}$
			–	–	5		$T_j = 150\text{ °C}$
6.5.4	Output clamping voltage	$V_{OUT_S(CL)}$	–	–	-16	V	–
		$V_{OUT_DS(CL)}$	41	–	–	V	–
Input Characteristics							
6.5.5	L level of pin IN	$V_{IN(L)}$	0	–	0.6	V	–
6.5.6	H level of pin IN	$V_{IN(H)}$	1.8	–	5.5	V	–
6.5.7	Input voltage hysteresis at pin IN	ΔV_{IN}	–	0.1	–	V	¹⁾
6.5.8	L-input pull-down current through pin IN	$I_{IN(L)}$	1.5	–	–	μA	$V_{IN} = 0.6\text{ V}^{1)}$
6.5.9	H-input pull-down current through pin IN	$I_{IN(H)}$	10	40	80	μA	$V_{IN} = 5\text{ V}$
Timings							
6.5.10	Turn-on time $V_{DS} = 20\% V_{bat}$ channel 0, 1, 4, 5 channel 2, 3 channel 6, 7	t_{ON}	–	–	100	μs	$V_{bb} = 13.5\text{ V}$ resistive load $I_{DS} = 250\text{ mA}$
			–	–	100		$I_{DS} = 120\text{ mA}$
			–	–	100		$I_{DS} = 250\text{ mA}$
6.5.11	Turn-off time $V_{DS} = 80\% V_{bb}$ channel 0, 1, 4, 5 channel 2, 3 (HS) channel 6, 7 (LS)	t_{OFF}	–	–	100	μs	$V_{bb} = 13.5\text{ V}$ resistive load $I_{DS} = 250\text{ mA}$
			–	–	100		$I_{DS} = 120\text{ mA}$
			–	–	100		$I_{DS} = 250\text{ mA}$

1) Not subject to production test, specified by design.

6.6 Command Description

Input Configuration Registers



Field	Bits	Type	Description
INXn n = 7 to 0	[3:2], [1:0]	rw	Input Multiplexer Configuration Channel n 00 Channel n is switched off 01 Channel n is switched by input 1 10 Channel n is switched by input 2 or 3 11 Channel n is switched on

7 Protection Functions

The device provides embedded protective functions. Integrated protection functions are designed to prevent IC destruction under fault conditions described in this data sheet. Fault conditions are considered as “outside” normal operating range. Protection functions are not designed for continuous repetitive operation.

7.1 Over Load Protection

The TLE7234G is protected in case of over load or short circuit of the load. After time $t_{OFF(OVL)}$, the over loaded channel n switches off and the according diagnosis flag D_n is set. The channel can be switched on after clearing the protection latch by command $CMD.CPL = 1$. The CPL command clears itself with the next valid SPI communication frame. Please refer to [Figure 7](#) for details.




Figure 7 Shut Down at Over Load

7.2 Over Temperature Protection

A temperature sensor for each channel causes an overheated channel to switch off to prevent destruction. The according diagnosis flag is set. This flag is also set in OFF state, if the regarding channel temperature is too high. The channel can be only switched on after clearing the protection latch by SPI command $CMD.CPL = 1$. The CPL command clears itself with the next valid SPI communication frame. Please refer to [“Diagnostic Features” on Page 22](#) for information on diagnosis features.

7.3 ESD protection

There is a designed in protection against ESD disturbances up to the specified limit by using the defined model. Please see electrical characteristics [“ESD susceptibility on all pins” on Page 11](#)

7.4 Reverse Polarity Protection

There is a reverse polarity protection implemented in the TLE7234G. This protection has to be divided into two parts. First the protection of the control circuits and second in the protection of the power transistors.

The control circuits are reverse polarity protected by protective measures in the ground connection. In case of reverse polarity, there is no current flow through the control circuits. To ensure this functionality, the GND pin and the substrate connections SUB must not be connected to the same potential. This means, the copper area dedicated for cooling will be connected at SUB and needs to be electrically isolated from GND.

The digital pins need serial resistors if the connected input stages are not floating to ground.

The power transistors contain intrinsic body diodes that cause power dissipation. The reverse current through these intrinsic body diodes has to be limited by the connected loads. The over temperature and over load protection are not active during reverse polarity.

7.5 Loss of V_{bb}

In case of loss of V_{bb} connection in on-state, all inductances of the loads have to be demagnetized through the ground connection or through an additional path from V_{bb} to ground. Then for example, a diode (see D2 in [Figure 14 “Application Diagram” on Page 34](#)) can be placed.

7.6 Electrical Characteristics

Unless otherwise specified:

$V_{DD} = 3.0\text{ V to }5.5\text{ V}$, $V_{BAT} = 9.0\text{ V to }16\text{ V}$, $T_j = -40\text{ °C to }+150\text{ °C}$

typical values: $V_{DD} = 5.0\text{ V}$, $V_{BAT} = 13.5\text{ V}$, $T_j = 25\text{ °C}$

Pos.	Parameter	Symbol	Limit Values			Unit	Test Conditions
			min.	typ.	max.		
Over Load Protection							
7.6.1	Over load detection current at channel 0,1,4,5,6,7	$I_{Out(OVL)}$	0.5		1.0	A	
7.6.2	Over load detection current at channel 2,3	$I_{Out(OVL)}$	0.22		0.5	A	
7.6.3	Over load shut-down delay time	$t_{OFF(OVL)}$			60	μs	
Over Temperature Protection							
7.6.4	Thermal shut down temperature	$T_{j(SC)}$	150	170 ¹⁾		°C	

1) Not subject to production test, specified by design

8 Diagnostic Features

The SPI of TLE7234G provides diagnosis information about the device and about the load. The diagnosis information of the protective functions of channel n is latched in the diagnosis flags D_n . It is cleared by the SPI command $CMD.CPL = 1$. The CPL command clears itself with the next valid SPI communication frame.

The open load diagnosis of channel n is latched in the diagnosis flag OL_n . This flag is cleared by reading the according diagnosis register.

Following table shows possible failure modes and the according protective and diagnostic action.

Failure Mode	Comment
Open Load	<p>Diagnosis, when channel n is switched on: none</p> <p>Diagnosis, when channel n is switched off: according to voltage level at the output pin, flag OL_n is set after time $t_{d(OL)}$.</p> <p>A diagnosis current can be enabled by SPI command $DCCR.DCEN_n = 1$.</p>
Over Temperature	<p>When over temperature occurs, the according diagnosis flag D_n is set. If the affected channel n was active it is switched off.</p> <p>The diagnosis flags are latched until they have been cleared by SPI command $CMD.CPL = 1$.</p>
Over Load (Short Circuit)	<p>When over load is detected at channel n, the affected channel is switched off after time $t_{OFF(OVL)}$ and the dedicated diagnosis flag D_n is set.</p> <p>The diagnosis flags are latched until they have been cleared by SPI command $CMD.CPL = 1$.</p>

8.1 Electrical Characteristics

Unless otherwise specified:

$V_{DD} = 3.0\text{ V to }5.5\text{ V}$, $V_{BAT} = 9.0\text{ V to }16\text{ V}$, $T_j = -40\text{ °C to }+150\text{ °C}$

typical values: $V_{BAT} = 13.5\text{ V}$, $V_{DD} = 5.0\text{ V}$, $T_j = 25\text{ °C}$

Pos.	Parameter	Symbol	Limit Values			Unit	Test Conditions
			min.	typ.	max.		
OFF State Diagnosis							
8.1.1	Open load diagnosis delay time	$t_{d(OL)}$	100	–	250	μs	–
High Side Channels 0,1,2,3							
8.1.2	Open load detection threshold voltage for Channel 0,1,2,3	$V_{D(OL0..3)}$	2.3	–	3.9	V	¹⁾
8.1.3	Output diagnosis current channel 0,1,2,3	$I_{L(DC0..3)}$	50	–	300	μA	measured at $V_{D(OL)}$ threshold
Configurable Channels 4,5							
8.1.4	Open load detection threshold voltage for Channel 4,5 in all configurations	$V_{D(OL4,5)}$	1	–	2.2	V	¹⁾
8.1.5	Output diagnosis current channel 4,5 in high side configuration	$I_{L(DCHS)}$	80	–	300	μA	measured at $V_{D(OL)}$ threshold
8.1.6	Output diagnosis current channel 4,5 in low side configuration	$I_{L(DCLS)}$	20	–	100	μA	measured at $V_{D(OL)}$ threshold
Low side Channels 6,7							
8.1.7	Open load detection threshold voltage for Channel 6,7	$V_{D(OL6,7)}$		–	2.2	V	¹⁾
8.1.8	Output diagnosis current channel 6,7	$I_{L(DC6,7)}$	50	–	100	μA	measured at VOL threshold
ON State Diagnosis (see also Protection in Chapter 7)							
8.1.9	Over load detection current at channel 0,1,4,5,6,7	$I_{L(OVL)}$	0.5	–	1.0	A	–
8.1.10	Over load detection current at channel 2,3	$I_{L(OVL)}$	0.22	–	0.5	A	–
8.1.11	Over load detection delay time at channel 0,1,4,5,6,7	$t_{OFF(OVL)}$	–	–	60	μs	–

1) Open load detection voltages are referenced to ground

8.2 Command Description

Diagnosis Registers (read only, register bank RB = 1)

DR01 **00_B**

3	2	1	0
OL1	D1	OL0	D0
r	r	r	r

DR23 **01_B**

3	2	1	0
OL3	D3	OL2	D2
r	r	r	r

DR45 **10_B**

3	2	1	0
OL5	D5	OL4	D4
r	r	r	r

DR67 **11_B**

3	2	1	0
OL7	D7	OL6	D6
r	r	r	r

Field	Bits	Type	Description
Dn n = 7 to 0	2, 0	r	Diagnostic Feedback of Channel n 0 normal operation 1 over load or over temperature switch off occurred
OLn n = 7 to 0	3, 1	r	Open Load Detection of Channel n 0 normal operation 1 Open load at OFF-state occurred

CMD

Command Register **110_B**

3	2	1	0
Wake	STB	RST	CPL
r/w	r/w	r/w	r/w

Field	Bits	Type	Description
CPL	0	r/w	please refer to Section 7 for description
RST	1	r/w	please refer to Section 5.1 for description
STB	2	r/w	please refer to Section 5 for description
Wake	3	r/w	please refer to Section 5 for description

Diagnosis Current Configuration Register

DCCR0 **100_B**

3	2	1	0
DCEN3	DCEN2	DCEN1	DCEN0
r/w	r/w	r/w	r/w

DCCR1 **101_B**

3	2	1	0
DCEN7	DCEN6	DCEN5	DCEN5
r/w	r/w	r/w	r/w

Field	Bits	Type	Description
DCENn n = 7 to 0	3 to 0	r/w	Diagnosis Current Enable Channel n 0 Diagnosis current disabled 1 Diagnosis current enabled

9 Serial Peripheral Interface (SPI)

The diagnosis and control interface is based on a serial peripheral interface (SPI).

The SPI is a full duplex synchronous serial slave interface, which uses four lines: SO, SI, SCLK and \overline{CS} . Data is transferred by the lines SI and SO at the data rate given by SCLK. The falling edge of \overline{CS} indicates the beginning of a data access. Data is sampled in on line SI at the falling edge of SCLK and shifted out on line SO at the rising edge of SCLK. Each access must be terminated by a rising edge of \overline{CS} . A modulo 8 counter ensures that data is taken only, when a multiple of 8 bit has been transferred. The interface provides daisy chain capability.




Figure 8 Serial Peripheral Interface

The SPI protocol is described in [Section 9.3](#). It is reset to the default values after reset.

9.1 SPI Signal Description

\overline{CS} - Chip Select: The system micro controller selects the TLE7234G by means of the \overline{CS} pin. Whenever the pin is in low state, data transfer can take place. When \overline{CS} is in high state, any signals at the SCLK and SI pins are ignored and SO is forced into a high impedance state.

\overline{CS} High to Low transition:

- The diagnosis information is transferred into the shift register.
- SO changes from high impedance state to high or low state depending on the logic OR combination between the transmission error flag (TER) and the signal level at pin SI. As a result, even in daisy chain configuration, a high signal indicates a faulty transmission. For details, please refer to [Figure 9](#). This information stays available to the first rising edge of SCLK.




Figure 9 Transmission Error Flag on SO Line

\overline{CS} Low to High transition: 

- Command decoding is only done, when after the falling edge of \overline{CS} exactly a multiple (1, 2, 3, ...) of eight SCLK signals have been detected. In case of faulty transmission, the transmission error flag (TER) is set and the command is ignored.
- Data from shift register is transferred into the input matrix register.

SCLK - Serial Clock: This input pin clocks the internal shift register. The serial input (SI) transfers data into the shift register on the falling edge of SCLK while the serial output (SO) shifts diagnostic information out on the rising edge of the serial clock. It is essential that the SCLK pin is in low state whenever chip select \overline{CS} makes any transition.

SI - Serial Input: Serial input data bits are shifted in at this pin, the most significant bit first. SI information is read on the falling edge of SCLK. The 8 bit input data consist of two parts (control and data). Please refer to [Section 9.3](#) for further information.

SO Serial Output: Data is shifted out serially at this pin, the most significant bit first. SO is in high impedance state until the \overline{CS} pin goes to low state. New data will appear at the SO pin following the rising edge of SCLK. Please refer to [Section 9.3](#) for further information.

9.2 Daisy Chain Capability

The SPI of TLE7234G provides daisy chain capability. In this configuration several devices are activated by the same \overline{CS} signal MCS. The SI line of one device is connected with the SO line of another device (see [Figure 10](#)), which builds a chain. The ends of the chain are connected with the output and input of the master device, MO and MI respectively. The master device provides the master clock MCLK, which is connected to the SCLK line of each device in the chain.




Figure 10 Daisy Chain Configuration

In the SPI block of each device, there is one shift register where one bit from SI line is shifted in each SCLK. The bit shifted out can be seen at SO. After 8 SCLK cycles, the data transfer for one device has been finished. In single chip configuration, the \overline{CS} line must go high to make the device accept the transferred data. In daisy chain configuration the data shifted out at device #1 has been shifted in to device #2. When using three devices in daisy chain, three times 8 bits have to be shifted through the devices. After that, the \overline{MCS} line must go high (see [Figure 11](#)).




Figure 11 Data Transfer in Daisy Chain Configuration

9.3 SPI Protocol

The control and diagnosis function of the TLE7234G is based on two register banks which are accessed via following SPI protocol. The control register bank contains eight registers (with 4 bit each) addressed by a 3 bit pointer. The diagnosis register bank contains four registers (with 4 bit each) addressed by a 2 bit pointer. An additional indication bit is available to differentiate between standard diagnosis information and data read from a register bank.

Control and Diagnosis Mode

	CS ¹⁾	7	6	5	4	3	2	1	0
Write Register Command									
SI		1	ADDR			DATA			
Read Register Command									
SI		0	ADDR			x	x	0	RB
Read Standard Diagnosis									
SI		0	x	x	x	x	x	1	x
Standard Diagnosis									
SO	TER	0	0	AWK	0	D67	D45	D23	D01
Second Frame of Read Command									
SO	TER	0	1	ADDR (Diagnosis)			DATA		
SO	TER	1	ADDR (Control)			DATA			

1) This bit is valid between CS hi -> lo and first SCLK lo -> hi transition.

Note: Reading a register needs two SPI frames. In the first frame the RD command is sent. In the second frame, the output at SPI signal SO will contain the requested information. Any command can be executed in the second frame.

Serial Peripheral Interface (SPI)

Field	Bits	Type	Description
TER			Transmission Error 0 Previous transmission was successful (modulo 8 clocks received) 1 Previous transmission failed or first transmission after reset
RB	0		Register Bank 0 CONTR Control Register Bank 1 DIAG Diagnosis Register Bank (read only)
ADDR	6:4		Address Pointer to register for read and write command
DATA	3:0		Data Data written to or read from register selected by address ADDR

Standard Diagnosis:

Field	Bits	Type	Description
AWK	5		Awake, Device active
Dxy	3, 2, 1, 0		Failure mode alert of channel x and y

9.4 Register Overview

Control Register Bank

Name	Addr	3	2	1	0	default ¹⁾	type
ICR01	000 _B	INX1		INX0		0 _H	r/w
ICR23	001 _B	INX3		INX2		0 _H	r/w
ICR45	010 _B	INX5		INX4		0 _H	r/w
ICR67	011 _B	INX7		INX6		0 _H	r/w
DCCR0	100 _B	DCEN3	DCEN2	DCEN1	DCEN0	0 _H	r/w
DCCR1	101 _B	DCEN7	DCEN6	DCEN5	DCEN4	0 _H	r/w
CMD	110 _B	WAKE	STB	RST	CPL ²⁾	0 _H	w
unused	111 _B	–	–	–	–	0 _H	–

1) The default values are set after V_{bb} power-on, STB-command and RST-command
All command bits are cleared at the end of transmission, respectively after execution

2) CPL bit needs a valid next SPI communication frame to be cleared

Diagnosis Register Bank (read only)

Name	Addr	3	2	1	0
DR01	000 _B	OL1	D1	OL0	D0
DR23	001 _B	OL3	D3	OL2	D2
DR45	010 _B	OL5	D5	OL4	D4
DR67	011 _B	OL7	D7	OL6	D6

9.5 Timing Diagrams




Figure 12 Timing Diagram

9.6 Electrical Characteristics

Unless otherwise specified: $V_{DD} = 3.0\text{ V to }5.5\text{ V}$, $V_{BAT} = 9.0\text{ V to }16\text{ V}$, $T_j = -40\text{ °C to }+150\text{ °C}$
 typical values: $V_{DD} = 5.0\text{ V}$, $V_{BAT} = 13.5\text{ V}$, $T_j = 25\text{ °C}$

Pos.	Parameter	Symbol	Limit Values			Unit	Test Conditions
			min.	typ.	max.		
Input Characteristics (CS, SCLK, SI)							
9.6.1	L level of pin $\overline{\text{CS}}$ SCLK SI	$V_{\text{CS(L)}}$ $V_{\text{SCLK(L)}}$ $V_{\text{SI(L)}}$	0	–	$0.2 \cdot V_{DD}$	V	–
9.6.2	H level of pin $\overline{\text{CS}}$ SCLK SI	$V_{\text{CS(H)}}$ $V_{\text{SCLK(H)}}$ $V_{\text{SI(H)}}$	$0.5 \cdot V_{DD}$	–	V_{DD}	V	–
9.6.3	L-input pull-up current through $\overline{\text{CS}}$	$I_{\text{CS(L)}}$	5	40	90	μA	$V_{\text{CS}} = 0\text{ V}$ $V_{DD} = 5\text{ V}$
9.6.4	H-input pull-up current through $\overline{\text{CS}}$	$I_{\text{CS(H)}}$	2.5	–	–	μA	¹⁾ $V_{DD} = 5\text{ V}$ $V_{\text{CS}} = 0.5 \cdot V_{DD}$
9.6.5	L-input pull-down current through pin SCLK SI	$I_{\text{SCLK(L)}}$ $I_{\text{SI(L)}}$	1.5	–	–	μA	¹⁾ $V_{DD} = 5\text{ V}$ $V_{\text{SCLK}} = V_{\text{SI}} = 0.2 \cdot V_{DD}$
9.6.6	H-input pull-down current through pin SCLK SI	$I_{\text{SCLK(H)}}$ $I_{\text{SI(H)}}$	10	40	80	μA	¹⁾ $V_{DD} = 5\text{ V}$ $V_{\text{SCLK}} = V_{\text{SI}} = V_{DD}$
Output Characteristics (SO)							
9.6.7	L level output voltage	$V_{\text{SO(L)}}$	0	–	0.4	V	$I_{\text{SO}} = +2\text{ mA}$
9.6.8	H level output voltage	$V_{\text{SO(H)}}$	$V_{DD} - 0.4\text{ V}$	–	V_{DD}		$I_{\text{SO}} = -1.5\text{ mA}$
9.6.9	Output tristate leakage current	$I_{\text{SO(OFF)}}$	-10	–	10	μA	$V_{\text{CS}} = V_{DD}$
Timings							
9.6.10	Serial clock frequency	f_{SCLK}	0	–	5	MHz	–
9.6.11	Serial clock period	$t_{\text{SCLK(P)}}$	200	–	–	ns	–
9.6.12	Serial clock high time	$t_{\text{SCLK(H)}}$	50	–	–	ns	¹⁾
9.6.13	Serial clock low time	$t_{\text{SCLK(L)}}$	50	–	–	ns	¹⁾
9.6.14	Enable lead time (falling $\overline{\text{CS}}$ to rising SCLK)	$t_{\text{CS(lead)}}$	250	–	–	ns	¹⁾
9.6.15	Enable lag time (falling SCLK to rising $\overline{\text{CS}}$)	$t_{\text{CS(lag)}}$	250	–	–	ns	¹⁾
9.6.16	Transfer delay time (rising $\overline{\text{CS}}$ to falling $\overline{\text{CS}}$)	$t_{\text{CS(td)}}$	250	–	–	ns	¹⁾
9.6.17	Data setup time (required time SI to falling SCLK)	$t_{\text{SI(su)}}$	20	–	–	ns	¹⁾
9.6.18	Data hold time (falling SCLK to SI)	$t_{\text{SI(h)}}$	20	–	–	ns	¹⁾

Serial Peripheral Interface (SPI)

Unless otherwise specified: $V_{DD} = 3.0\text{ V to }5.5\text{ V}$, $V_{BAT} = 9.0\text{ V to }16\text{ V}$, $T_j = -40\text{ °C to }+150\text{ °C}$
 typical values: $V_{DD} = 5.0\text{ V}$, $V_{BAT} = 13.5\text{ V}$, $T_j = 25\text{ °C}$

Pos.	Parameter	Symbol	Limit Values			Unit	Test Conditions
			min.	typ.	max.		
9.6.19	Output enable time (falling $\overline{\text{CS}}$ to SO valid)	$t_{\text{SO(en)}}$	–	–	200	ns	$C_L = 20\text{ pF}^{1)}$
9.6.20	Output disable time (rising $\overline{\text{CS}}$ to SO tri-state)	$t_{\text{SO(dis)}}$	–	–	200	ns	$C_L = 20\text{ pF}^{1)}$
9.6.21	Output data valid time with capacitive load	$t_{\text{SO(v)}}$	–	–	100	ns	$C_L = 20\text{ pF}^{1)}$

1) Not subject to production test, specified by design.

10 Package Outlines




Figure 13 PG - DSO20-45 (Plastic Green Dual Small Outline Package)

Green Product (RoHS compliant)

To meet the world-wide customer requirements for environmentally friendly products and to be compliant with government regulations the device is available as a green product. Green products are RoHS-Compliant (i.e Pb-free finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020).

For further information on alternative packages, please visit our website:
<http://www.infineon.com/packages>.

Dimensions in mm

11 Application Information

Note: The following information is given as a hint for the implementation of the device only and shall not be regarded as a description or warranty of a certain functionality, condition or quality of the device.

Figure 14 shows a simplified application circuit. Vdd need to be externally reverse polarity protected.




Figure 14 Application Diagram

Note: This is a very simplified example of an application circuit. The function must be verified in the real application.

The circuit above shows a example of using this device in a automotive target application.

D1,C1 are used for blocking negative disturbances from Battery supply.

D2 is optional for loss of battery if no other circuit on this battery feed can limit the voltage to the negative max. rating of the device (-16 V) .

D3 is limiting the battery voltage below the maximum rated positive voltage of the VBB pin (40 V).

C2 is for EMC and to stabilize the digital driver, recommended value is 47nF.

There are no resistors to the µC needed due to the internal reverse polarity protection.

For further information you may contact <http://www.infineon.com/>

12 Revision History

Revision	Date	Changes
Rev. 1.0	2008-10-30	released Datasheet

Edition 2008-10-30

**Published by
Infineon Technologies AG
81726 Munich, Germany**

**© 2008 Infineon Technologies AG
All Rights Reserved.**

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.