

TLE 7259 G

LIN Transceiver

Automotive Power



Never stop thinking.

Edition 2004-12-13

**Published by Infineon Technologies AG,
St.-Martin-Strasse 53,
81669 München, Germany**

**© Infineon Technologies AG 2004.
All Rights Reserved.**

Attention please!

The information herein is given to describe certain components and shall not be considered as a guarantee of characteristics.

Terms of delivery and rights to technical change reserved.

We hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding circuits, descriptions and charts stated herein.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office (www.infineon.com).


Warnings

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

Features

- Transmission rate up to 20 kBaud
- Compatible to LIN specification 1.2, 1.3 and 2.0
- Support of K-line function
- Very low current consumption in sleep mode
- Very low leakage current in unpowered state
- Control output for voltage regulator
- Wake up source recognition (local/remote)
- For 3.3 V and 5 V μ C I/O
- Suitable for 12V and 24V boardnet
- Bus short to V_{BAT} protection
- Bus short to GND handling
- Overtemperature protection



Description

The TLE 7259 G is a monolithic integrated circuit in a P-DSO-8-3 package. It works as an interface between the protocol controller and the physical bus. The TLE 7259 G is especially suitable to drive the bus line in LIN systems in automotive and industrial applications.

In order to reduce the current consumption, the TLE 7259 G offers a sleep operation mode. In this mode the voltage regulator can be switched off by the TLE 7259 G to minimize the current consumption of the whole application. A wake-up caused by a message on the bus or a signal at the wake (WK) pin, enables the voltage regulator and sets the device to standby operation mode. The TLE 7259 G has a BUS short to GND feature implemented, to avoid a battery discharge.

The TLE 7259 G offers a very good EMC performance within a broad frequency range independent from battery voltage. This is achieved by implementing a slope control mechanism based on a constant slew rate. The TLE 7259 G can also be used with 3.3 V and 5 V micro controllers.

Type	Ordering Code	Package
TLE 7259 G	Q67006-A9694	P-DSO-8-3

The IC is based on the Smart Power Technology SPT® which allows bipolar and CMOS control circuitry in accordance with DMOS power devices existing on the same monolithic circuit. The TLE 7259 G is designed to withstand the severe conditions of automotive applications.




Figure 1 Pin Configuration (top view)

Table 1 Pin Definitions and Functions

Pin No.	Symbol	Function
1	RxD	Receive data output; external pull-up used, LOW in dominant state, active LOW after a wake-up event
2	EN	Enable input; integrated 30 kΩ pull-down, transceiver in normal operation mode when HIGH
3	WK	Wake input; active LOW, negative edge triggered, internal pull-up
4	TxD	Transmit data input; integrated pull-down, LOW in dominant state; active LOW after wake-up via WK pin
5	GND	Ground
6	Bus	Bus output/input; internal 30 kΩ pull-up, LOW in dominant state
7	V _S	Battery supply input
8	INH	Inhibit output; to control a voltage regulator, becomes HIGH (V _S), when wake-up via LIN bus or WK pin occurs




Figure 2 Functional Block Diagram




Figure 3 Operation Mode State Diagram

After a power up, wake-up or low supply condition, the TLE 7259 G is automatically transferred to the standby mode (see [Figure 3](#)). This is realized, by setting EN = low due to a pull-down. The INH output is automatically switching to high level (= V_S), to turn on the system voltage regulator. In the standby mode, no communication on the bus is possible. The bus driver is disabled.

In the standby mode, the μC can detect if a wake-up from sleep mode is caused by the WK pin or a bus message. This is realized by monitoring the RxD and TxD pin (see [Figure 3](#)).

Normal Mode

The TLE 7259 G is entering the normal mode after the μC is setting $\text{EN} = \text{high}$ (see [Figure 3](#)). In this mode it is possible to transmit and receive messages on the bus.

Sleep Mode

In order to reduce the current consumption the TLE 7259 G offers a sleep operation mode. This mode is selected by switching the enable input EN low from the normal mode (see [Figure 3](#)). In the sleep mode, a voltage regulator will be switched off via the INH output in order to minimize the current consumption of the whole application. A wake-up caused by a message on the communication bus (for $t > t_{\text{WK,bus}}$) or the WK pin (for $t > t_{\text{WK}}$), automatically enables the voltage regulator by switching the INH output high.

In parallel the wake-up is indicated by setting the RxD output LOW. The TxD input automatically is set to LOW if the source of the wake-up was the WK -pin, otherwise TxD is HIGH. So, the RxD pin can be used as a flag to indicate a wake-up from sleep mode and the TxD flag can be used as an indicator for the wake-up source (see [Figure 3](#)).

When entering the normal mode these wake-up flags are reset and the RxD output and TxD input is released to receive/transmit the bus data.

In case the voltage regulator control input is not connected to INH output or the microcontroller is active respectively, the TLE 7259 G can be set in normal operation mode without a wake-up via the communication bus.

Application Information

Master Termination

To achieve the required timings for the dominant to recessive transition of the bus signal an additional external termination resistor of $1\text{ k}\Omega$ is mandatory. It is recommended to place this resistor at the master node. To avoid reverse currents from the bus line into the battery supply line it is recommended to place a diode in series to the external pull-up. For small systems (low bus capacitance) the EMC performance of the system is supported by an additional capacitor of at least 1 nF in the master node (see [Figure 6](#) and [Figure 7](#), application circuit).

BUS short to GND Feature

The TLE 7259 G has a feature implemented to protect the battery from running out of charge in the case of BUS short to GND.

In this failure case a normal master termination connection like described above, $1\text{ k}\Omega$ resistor and diode between bus and V_{S} , would cause a constantly drawn current even in sleep mode. The resulting resistance of this short to GND is lower than $1\text{ k}\Omega$. To avoid this current during a generator off state, like a parked car, the sleep mode has a bus short to GND feature implemented in the TLE 7259 G. This feature is only applicable, if the

master termination is connected with the INH pin, instead of the V_S (see [Figure 6](#) and [Figure 7](#)). Internally, the 30 k Ω path is also switched off from supply (see [Figure 2](#)).

External Capacitors

A capacitor of 22 μ F at the supply voltage input V_S buffers the input voltage. In combination with the required reverse polarity diode this prevents the device from detecting power down conditions in case of negative transients on the supply line.

The 100 nF capacitors close to the V_S pins of the TLE 7259 G and the voltage regulator help to improve the EMC behavior of the system.

Oscillator Tolerance

According to the LIN Calculation table, an oscillator clock tolerance < 2% is possible with TLE 7259 G.

3.3 V and 5 V Logic Capability

The TLE 7259 G can be used for 3.3 V and 5 V micro controllers. The inputs and the outputs are capable to operate with both voltage levels. The inputs (TxD, EN) take the reference voltage from the connected μ C pins. The RxD output must have an external pull-up resistance to the μ C supply, to define the output voltage level.

LIN Specifications 1.2, 1.3 and 2.0

The difference between LIN specification 1.2 and 1.3 is mainly the physical layer specification. The reason was to improve the compatibility between the nodes.

The difference between LIN specification 1.3 and 2.0 is that the 2.0 version is a superset of the 1.3 version. The 2.0 version offers some new features. However, it is possible to use the LIN 1.3 slave node in a 2.0 node cluster, as long as the new features are not used. Vice versa it is possible to use a LIN 2.0 node in the 1.3 cluster without using the new features.

LIN 2.0 is the latest version of the LIN specification, released in September 2003.

Table 2 Absolute Maximum Ratings

Parameter	Symbol	Limit Values		Unit	Remarks
		Min.	Max.		
Voltages					
Battery supply voltage	V_S	-0.3	40	V	(LIN Spec 1.3(2.0); Line 10.1.3 (3.1.3))
Bus input voltage versus GND	$V_{BUS,G}$	-40	40	V	$t < 1\text{ s}$
versus V_S	$V_{BUS,Vs}$	-40	40	V	
Wake input versus GND	$V_{WK,G}$	-40	40	V	–
Wake input versus V_S	$V_{WK,Vs}$	-40	40	V	
Logic voltages at EN, TxD, RxD	V_{IO}	-0.3	5.5	V	–
Inhibit Voltage versus GND	$V_{INH,G}$	-0,3	40	V	
Versus V_S	$V_{INH, Vs}$	-40	0,3	V	
Output current at INH	I_{INH}	-150	80	mA	pos. output current is internally limited
Electrostatic discharge voltage at V_S , Bus, Wk versus GND	V_{ESD}	-4	4	kV	human body model (100 pF via 1.5 kΩ)
Electrostatic discharge voltage Jedec Norm	V_{ESD}	-2	2	kV	human body model (100 pF via 1.5 kΩ)
Temperatures					
Junction temperature	T_j	-40	150	°C	–

Note: Maximum ratings are absolute ratings; exceeding any one of these values may cause irreversible damage to the integrated circuit.

Table 3 Operating Range

Parameter	Symbol	Limit Values		Unit	Remarks
		Min.	Max.		
Supply Voltage range V_S	V_S	5	40	V	(LIN Spec 1.3 (2.0); Line 10.1.2 (3.1.2))
Junction temperature	T_j	-40	150	°C	–
Thermal Resistances					
Junction ambient	R_{thj-a}	–	185	K/W	–
Thermal Shutdown (Junction Temperature)					
Thermal shutdown temp.	T_{jSD}	150	170	190	°C
Thermal shutdown hyst.	ΔT	–	10	–	K

Table 4 Electrical Characteristics

7.0 V < V_S < 27 V; $R_L = 500 \Omega$; $V_{EN} > V_{EN,ON}$; $-40^\circ\text{C} < T_j < 125^\circ\text{C}$; all voltages with respect to ground; positive current flowing into pin; unless otherwise specified.

Parameter	Symbol	Limit Values			Unit	Remarks
		Min.	Typ.	Max.		
Current Consumption						
Current consumption at V_S	I_S	–	0.8	1.5	mA	recessive state, without R_L ; $V_{TxD} = V_{CC}$
		–	1.3	2.5	mA	dominant state, without R_L ; $V_{TxD} = 0\text{ V}$
Current consumption in sleep mode	I_S	–	–	14	μA	sleep mode, $V_{WK} = V_S$; $V_{BUS} = V_S$
Current consumption in stand-by mode	I_S	–	–	1.5	mA	stand-by mode, $V_{WK} = V_S$; $V_{BUS} = V_S$
Receiver Output RxD						
HIGH level leakage current	$I_{RD,H}$	-5	0	+5	μA	$V_{RxD} = 5\text{ V}$; $V_{BUS} = V_S$
LOW level output current	$I_{RD,L}$	1.9	–	–	mA	$V_{RxD} = 0.9\text{ V}$; $V_{BUS} = 0\text{ V}$
Transmission Input TxD						
HIGH level input voltage threshold	$V_{TD,H}$	–	–	$0.7 \times V_{EN}$	V	recessive state
TxD input hysteresis	$V_{TD,hys}$	–	$0.12 \times V_{EN}$	–	mV	–
LOW level input voltage threshold	$V_{TD,L}$	$0.3 \times V_{EN}$	–	–	V	dominant state
TxD pull-down resistance	R_{TD}	100	350	800	k Ω	$V_{TxD} = 5\text{ V}$
TxD low level leakage current	I_{TD}	–	–	10	μA	$V_{EN} = 0\text{ V}$; $V_{TxD} = 0\text{ V}$
TxD dominant current Wake = 0 V; $V_S = 12\text{ V}$; standby mode	$I_{TD,L}$	1.5	3	–	mA	$V_{TxD} = 0.9\text{ V}$

Table 4 Electrical Characteristics (cont'd)

7.0 V < V_S < 27 V; $R_L = 500 \Omega$; $V_{EN} > V_{EN,ON}$; -40 °C < T_j < 125 °C; all voltages with respect to ground; positive current flowing into pin; unless otherwise specified.

Parameter	Symbol	Limit Values			Unit	Remarks
		Min.	Typ.	Max.		
Enable Input EN						
HIGH level input voltage threshold	$V_{\text{EN,on}}$	—	—	2	V	normal mode
LOW level input voltage threshold	$V_{\text{EN,off}}$	0.8	—	—	V	low power mode
EN input hysteresis	$V_{\text{EN,hys}}$	150	300	450	mV	—
EN pull-down resistance	R_{EN}	15	30	60	kΩ	—
Enable inhibit high current	$I_{\text{EN, hc}}$	50	—	400	μA	$V_{\text{EN}} = 5 \text{ V}, 3 \text{ V}$
Inhibit Output INH						
Inhibit R_{on} resistance	$R_{\text{INH,on}}$	—	36	50	Ω	$I_{\text{INH}} = -15 \text{ mA}$
Maximum INH output current	I_{INH}	40	—	150	mA	$V_{\text{INH}} = 0 \text{ V}$
Leakage current	$I_{\text{INH, lk}}$	-5.0	—	5.0	μA	sleep mode; $V_{\text{INH}} = 0 \text{ V}$
Wake Input WK						
High level input voltage	$V_{\text{WK,H}}$	$V_{\text{S}} - 1$	—	$V_{\text{S}} + 3$	V	—
Low level input voltage	$V_{\text{WK,L}}$	-0.3	—	$V_{\text{S}} - 3.3 \text{ V}$	V	—
Pull-up current	$I_{\text{WK,PU}}$	-60	-30	-3	μA	—
High level leakage current	$I_{\text{WK,L}}$	-5	—	5	μA	$V_{\text{S}} = 0 \text{ V};$ $V_{\text{WK}} = 40 \text{ V}$
Dominant time for wake-up	t_{WK}	30	—	150	μs	—

Table 4 Electrical Characteristics (cont'd)

$7.0\text{ V} < V_S < 27\text{ V}$; $R_L = 500\ \Omega$; $V_{EN} > V_{EN,ON}$; $-40\text{ }^\circ\text{C} < T_j < 125\text{ }^\circ\text{C}$; all voltages with respect to ground; positive current flowing into pin; unless otherwise specified.

Parameter	Symbol	Limit Values			Unit	Remarks
		Min.	Typ.	Max.		
Bus Receiver						
Receiver threshold voltage, recessive to dominant edge	$V_{\text{BUS,rd}}$	$0.42 \times V_{\text{S}}$	$0.48 \times V_{\text{S}}$	–	V	–
Receiver dominant state	$V_{\text{BUS,dom}}$	–	–	$0.42 \times V_{\text{S}}$	V	(LIN Spec 1.3 (2.0); Line 10.1.9 (3.1.9))
Receiver threshold voltage, dominant to recessive edge	$V_{\text{BUS,dr}}$	–	$0.52 \times V_{\text{S}}$	$0.58 \times V_{\text{S}}$	V	$V_{\text{BUS,rec}} < V_{\text{BUS}} < 27 \text{ V}$
Receiver recessive state	$V_{\text{BUS,rec}}$	$0.58 \times V_{\text{S}}$	–	–	V	(LIN Spec 1.3 (2.0); Line 10.1.10 (3.1.10))
Receiver center voltage	$V_{\text{BUS,c}}$	$0.475 \times V_{\text{S}}$	$0.5 \times V_{\text{S}}$	$0.525 \times V_{\text{S}}$	V	(LIN Spec 1.3 (2.0); Line 10.1.11 (3.1.11))
Receiver hysteresis	$V_{\text{BUS,hys}}$	$0.02 \times V_{\text{S}}$	$0.04 \times V_{\text{S}}$	$0.1 \times V_{\text{S}}$	V	$V_{\text{BUS,hys}} = V_{\text{BUS,rec}} - V_{\text{BUS,dom}}$ (LIN Spec 1.3 (2.0); Line 10.1.12 (3.1.12))
Wake-up threshold voltage	$V_{\text{BUS,wk}}$	$0.40 \times V_{\text{S}}$	$0.5 \times V_{\text{S}}$	$0.6 \times V_{\text{S}}$	V	–
Dominant time for bus wake-up	$t_{\text{WK,bus}}$	30	–	150	μs	–

Table 4 Electrical Characteristics (cont'd)

$7.0\text{ V} < V_S < 27\text{ V}$; $R_L = 500\ \Omega$; $V_{EN} > V_{EN,ON}$; $-40\text{ }^\circ\text{C} < T_j < 125\text{ }^\circ\text{C}$; all voltages with respect to ground; positive current flowing into pin; unless otherwise specified.

Parameter	Symbol	Limit Values			Unit	Remarks
		Min.	Typ.	Max.		
Bus Transmitter						
Bus recessive output voltage	$V_{\text{BUS,ro}}$	$0.8 \times V_{\text{S}}$	–	V_{S}	V	V_{TXD} = high Level
Bus dominant output voltage	$V_{\text{BUS,do}}$	–	–	1.2	V	V_{TXD} = 0 V; V_{S} = 5 V; R_{L} = 500 Ω ; (LIN Spec 1.3; Line 10.1.13)
		–	–	2.0	V	V_{S} = 18 V; R_{L} = 500 Ω ; (LIN Spec 1.3; Line 10.1.14)
Bus short circuit current	$I_{\text{BUS,sc}}$	40	100	150	mA	V_{BUS} = 13.5 V; (LIN Spec 1.3 (2.0); Line 10.1.4 (3.1.4))
Leakage current	$I_{\text{BUS,lk}}$	-500	-70	–	μA	V_{S} = 0 V; V_{BUS} = -8 V; (LIN Spec 1.3 (2.0); Line 10.1.7 (3.1.7))
		–	10	20	μA	V_{S} = 0 V; V_{BUS} = 18 V; (LIN Spec 1.3 (2.0); Line 10.1.8 (3.1.8))
		-1	–	–	mA	V_{S} = 18 V; V_{BUS} = 0 V; (LIN Spec 1.3 (2.0); Line 10.1.5 (3.1.5))
		–	–	20	μA	V_{S} = 8 V; V_{BUS} = 18 V; (LIN Spec 1.3 (2.0); Line 10.1.6 (3.1.6))
Bus pull-up resistance	R_{BUS}	20	30	47	k Ω	Normal mode (LIN Spec 1.3 (2.0); Line 10.2.2 (3.2.2))
LIN output current	I_{BUS}	5	30	60	μA	Sleep mode

Table 4 Electrical Characteristics (cont'd)

$7.0\text{ V} < V_S < 27\text{ V}$; $R_L = 500\ \Omega$; $V_{EN} > V_{EN,ON}$; $-40\text{ }^\circ\text{C} < T_j < 125\text{ }^\circ\text{C}$; all voltages with respect to ground; positive current flowing into pin; unless otherwise specified.

Parameter	Symbol	Limit Values			Unit	Remarks
		Min.	Typ.	Max.		
Dynamic Transceiver Characteristics						
Slew rate falling edge	t_{fslope}	-3	—	-1	V/μs	¹⁾ 60% > V_{bus} > 40%; 1 μs < ($\tau = R_L \times C_{BUS}$) < 5 μs; $V_S = 13.5$ V; normal mode; (LIN Spec 1.3; Line 10.3.1)
Slew rate rising edge	t_{rslope}	1	—	3	V/μs	¹⁾ 40% < V_{bus} < 60%; 1 μs < ($\tau = R_L \times C_{BUS}$) < 5 μs; $V_S = 13.5$ V; normal mode; (LIN Spec 1.3; Line 10.3.1)
Slope symmetry	$t_{slopesym}$	-5	—	5	μs	$t_{fslope} - t_{rslope}$; $V_S = 13.5$ V; (LIN Spec 1.3; Line 10.3.2)
Propagation delay TxD LOW to bus	$t_{d(L),T}$	—	1	4	μs	$V_{EN} = 5$ V; (LIN Spec 1.3; Line 10.3.6)
Propagation delay TxD HIGH to bus	$t_{d(H),T}$	—	1	4	μs	$V_{EN} = 5$ V; (LIN Spec 1.3; Line 10.3.6)
Propagation delay bus dominant to RxD LOW	$t_{d(L),R}$	—	1	6	μs	$V_{CC} = 5$ V; $C_{RxD} = 20$ pF; $R_{RxD} = 2.4$ kΩ; (LIN Spec 1.3; Line 10.3.7)
Propagation delay bus recessive to RxD HIGH	$t_{d(H),R}$	—	1	6	μs	$V_{CC} = 5$ V; $C_{RxD} = 20$ pF; $R_{RxD} = 2.4$ kΩ; (LIN Spec 1.3; Line 10.3.7)

Table 4 Electrical Characteristics (cont'd)

$7.0\text{ V} < V_S < 27\text{ V}$; $R_L = 500\ \Omega$; $V_{EN} > V_{EN,ON}$; $-40\text{ }^\circ\text{C} < T_j < 125\text{ }^\circ\text{C}$; all voltages with respect to ground; positive current flowing into pin; unless otherwise specified.

Parameter	Symbol	Limit Values			Unit	Remarks
		Min.	Typ.	Max.		
Receiver delay symmetry	$t_{\text{sym,R}}$	-2	—	2	μs	$t_{\text{sym,R}} = t_{\text{d(L),R}} - t_{\text{d(H),R}}$; (LIN Spec 1.3; Line 10.3.7)
Transmitter delay symmetry	$t_{\text{sym,T}}$	-2	—	2	μs	$t_{\text{sym,T}} = t_{\text{d(L),T}} - t_{\text{d(H),T}}$; (LIN Spec 1.3; Line 10.3.8)
Wake-up delay time	t_{wake}	30	100	150	μs	$T_j \leq 125\text{ }^\circ\text{C}$
Delay time for change sleep/stand by mode - normal mode	t_{snorm}	—	—	10	μs	—
Delay time for change normal mode - sleep mode	t_{nsleep}	—	—	10	μs	—
TxD dominant time out	t_{timeout}	6	12	20	ms	$V_{\text{TxD}} = 0\text{ V}$
TxD dominant time out recovery time	t_{torec}	—	10	—	μs	—

Table 4 Electrical Characteristics (cont'd)

$7.0\text{ V} < V_S < 27\text{ V}$; $R_L = 500\ \Omega$; $V_{EN} > V_{EN,ON}$; $-40\text{ }^\circ\text{C} < T_j < 125\text{ }^\circ\text{C}$; all voltages with respect to ground; positive current flowing into pin; unless otherwise specified.

Parameter	Symbol	Limit Values			Unit	Remarks
		Min.	Typ.	Max.		
Duty cycle D1 (for worst case at 20 kBit/s)	t_{duty1}	0.396	—	—		duty cycle 1 ¹⁾ $TH_{\text{Rec}}(\text{max}) = 0.744 \times V_S$; $TH_{\text{Dom}}(\text{max}) = 0.581 \times V_S$; $V_S = 7.0 \dots 18\text{ V}$; $t_{\text{bit}} = 50\ \mu\text{s}$; $D1 = t_{\text{bus_rec}(\text{min})}/2\ t_{\text{bit}}$; (LIN Spec 2.0; line 3.3.1)
Duty cycle D2 (for worst case at 20 kBit/s)	t_{duty2}	—	—	0.581		duty cycle 2 ¹⁾ $TH_{\text{Rec}}(\text{max}) = 0.422 \times V_S$; $TH_{\text{Dom}}(\text{max}) = 0.284 \times V_S$; $V_S = 7.6 \dots 18\text{ V}$; $t_{\text{bit}} = 50\ \mu\text{s}$; $D2 = t_{\text{bus_rec}(\text{max})}/2\ t_{\text{bit}}$; (LIN Spec 2.0; line 3.3.2)

1) Bus load conditions concerning LIN spec 2.0 C_{bus} , $R_{\text{bus}} = 1\text{ nF}$, $1\text{ k}\Omega$ / 6.8 nF , $660\ \Omega$ / 10 nF , $500\ \Omega$

Diagrams




Figure 4 Test Circuits




Figure 5 Timing Diagrams for Dynamic Characteristics

Application




Figure 6 Application Circuit with Bus Short to GND Feature Applied




Figure 7 Application Circuit without Bus Short to GND Feature

Package Outlines




Figure 8 P-DSO-8-3 (Plastic Dual Small Outline)

You can find all of our packages, sorts of packing and others in our Infineon Internet Page "Products": <http://www.infineon.com/products>.

SMD = Surface Mounted Device

Dimensions in mm

TLE 7259 G

Revision History: 2004-12-13

Rev. 1.3

Previous Version: Rev.1.2

Page	Subjects (major changes since last revision)
3	List of <i>features</i> change
3	<i>Description</i> changed
7	Description changed for the <i>BUS short to GND Feature</i>
9	Table 2 Output current at INH deleted
9	$V_{INH,G}$ Inhibit Voltage values changed
11	I_S Current consumption in stand-by mode added
11	Table 4 voltage range changed to $7.0\text{ V} < V_S < 27\text{ V}$
15	$t_{slopesym}$ Slope symmetry updated
17	Duty cycle D3 (for worst case at 10.4 kBit/s) deleted
17	Duty cycle D4 (for worst case at 10.4 kBit/s) deleted
15	t_{fslope} Slew rate falling edge updated according to LIN 1.3 / 2.0
15	$t_{d(L),T}$ Propagation delay TxD LOW to bus (max: 4 μ s)
15	$t_{d(H),T}$ Propagation delay TxD HIGH to bus (max: 4 μ s)
	References to LIN 2.0 added